- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8991 > AD5680BRJZ-1500RL7 (Analog Devices Inc)IC DAC 18BIT 5V SOT23-8 PDF資料下載
參數(shù)資料
| 型號： | AD5680BRJZ-1500RL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 4/20頁 |
| 文件大小： | 0K |
| 描述： | IC DAC 18BIT 5V SOT23-8 |
| 產(chǎn)品培訓(xùn)模塊： | Data Converter Fundamentals DAC Architectures |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | nanoDAC™ |
| 設(shè)置時間： | 80µs |
| 位數(shù)： | 18 |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 105°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | SOT-23-8 |
| 供應(yīng)商設(shè)備封裝： | SOT-23-8 |
| 包裝： | 標(biāo)準(zhǔn)包裝 |
| 輸出數(shù)目和類型： | 1 電壓，單極 |
| 配用： | EVAL-AD5680EBZ-ND - BOARD EVAL FOR AD5680 |
| 其它名稱： | AD5680BRJZ-1500RL7DKR |
AD5680
Data Sheet
SERIAL INTERFACE
The AD5680 has a 3-wire serial interface (SYNC, SCLK, and
DIN) that is compatible with SPI, QSPI, and MICROWIRE
interface standards as well as with most DSPs. See Figure 2 for
a timing diagram of a typical write sequence.
The write sequence begins by bringing the SYNC line low. Data
from the DIN line is clocked into the 24-bit shift register on the
falling edge of SCLK. The serial clock frequency can be as high
as 30 MHz, making the AD5680 compatible with high speed
DSPs. On the 24th falling clock edge, the last data bit is clocked
in and the programmed function is executed, that is, a change
in DAC register contents occurs. At this stage, the SYNC line
can be kept low or brought high. In either case, it must be
brought high for a minimum of 33 ns before the next write
sequence so that a falling edge of SYNC can initiate the next
write sequence. Because the SYNC buffer draws more current
when VIN = 2 V than it does when VIN = 0.8 V, SYNC should be
idled low between write sequences for even lower power
operation. As mentioned previously, it must, however, be
brought high again just before the next write sequence.
INPUT SHIFT REGISTER
The input shift register is 24 bits wide (see Figure 26). The first
two bits are don’t care bits. Bit DB21 and Bit DB20 are reserved
bits and should be set to 0. The next 18 bits are the data bits
followed by two don’t care bits. These are transferred to the
DAC register on the 24th falling edge of SCLK.
SYNC INTERRUPT
In a normal write sequence, the SYNC line is kept low for at
least 24 falling edges of SCLK, and the DAC is updated on the
24th falling edge. However, if SYNC is brought high before the
24th falling edge, this acts as an interrupt to the write sequence.
The shift register is reset and the write sequence is seen as invalid.
Neither an update of the DAC register contents nor a change in
the operating mode occurs (see Figure 27).
POWER-ON RESET
The AD5680 family contains a power-on reset circuit that
controls the output voltage during power-up. The AD5680-1
DAC output powers up to 0 V, and the AD5680-2 DAC output
powers up to midscale. The output remains there until a valid
write sequence is made to the DAC. This is useful in applications
where it is important to know the output state of the DAC while
it is in the process of powering up.
05854-
033
X
RESERVED BITS
0
X
D17
D16
D15
D14
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
DATA BITS
DB23 (MSB)
DB0 (LSB)
Figure 26. Input Register Contents
05854-
034
DIN
DB23
DB0
INVALID WRITE SEQUENCE:
SYNC HIGH BEFORE 24TH FALLING EDGE
VALID WRITE SEQUENCE:
OUTPUT UPDATES ON THE 24TH FALLING EDGE
SYNC
SCLK
Figure 27. SYNC Interrupt Facility
Rev. B | Page 12 of 20
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LTC1257CN8#PBF | IC D/A CONV 12BIT VOLT OUT 8-DIP |
| MS27468E25A2PB | CONN RCPT 100POS JAM NUT W/PINS |
| ICS87972DYI-147LFT | IC CLK MULT/ZD BUFFER 52-LQFP |
| AD5664BCPZ-REEL7 | IC DAC NANO 16BIT QUAD 10-LFCSP |
| D38999/26MC4SE | CONN PLUG 4POS STRAIGHT W/SCKT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5680BRJZ-1REEL7 | 制造商:AD 制造商全稱:Analog Devices 功能描述:5 V 18-Bit nanoDAC in a SOT-23 |
| AD5680BRJZ-2500RL7 | 功能描述:IC DAC 18BIT 5V SOT23-8 RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:nanoDAC™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 設(shè)置時間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓，單極 采樣率（每秒）:* 產(chǎn)品目錄頁面:1398 (CN2011-ZH PDF) |
| AD5680BRJZ-2REEL7 | 功能描述:IC DAC 18BIT 5V SOT23-8 RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:nanoDAC™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 設(shè)置時間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓，單極 采樣率（每秒）:* 產(chǎn)品目錄頁面:1398 (CN2011-ZH PDF) |
| AD5681RBCPZ-1RL | 功能描述:12 Bit Digital to Analog Converter 1 8-LFCSP-UD (2x2) 制造商:analog devices inc. 系列:nanoDAC+? 包裝:帶卷（TR） 零件狀態(tài):過期 位數(shù):12 數(shù)模轉(zhuǎn)換器數(shù):1 建立時間:7μs 輸出類型:Voltage - Buffered 差分輸出:無 數(shù)據(jù)接口:SPI 參考類型:外部， 內(nèi)部 電壓 - 電源，模擬:2.7 V ~ 5.5 V 電壓 - 電源，數(shù)字:1.8 V ~ 5.5 V INL/DNL（LSB）:±1（最大），±1（最大） 架構(gòu):電阻串 DAC 工作溫度:-40°C ~ 105°C 封裝/外殼:8-UFDFN 裸露焊盤，CSP 供應(yīng)商器件封裝:8-LFCSP-UD（2x2） 標(biāo)準(zhǔn)包裝:10,000 |
| AD5681RBCPZ-1RL7 | 功能描述:IC DAC 12BIT SPI 8LFCSP 制造商:analog devices inc. 系列:nanoDAC+? 包裝:剪切帶（CT） 零件狀態(tài):在售 位數(shù):12 數(shù)模轉(zhuǎn)換器數(shù):1 建立時間:7μs 輸出類型:Voltage - Buffered 差分輸出:無 數(shù)據(jù)接口:SPI 參考類型:外部， 內(nèi)部 電壓 - 電源，模擬:2.7 V ~ 5.5 V 電壓 - 電源，數(shù)字:1.8 V ~ 5.5 V INL/DNL（LSB）:±1（最大），±1（最大） 架構(gòu):電阻串 DAC 工作溫度:-40°C ~ 105°C 封裝/外殼:8-UFDFN 裸露焊盤，CSP 供應(yīng)商器件封裝:8-LFCSP-UD（2x2） 標(biāo)準(zhǔn)包裝:1 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。