- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8669 > AD5420ACPZ-REEL7 (Analog Devices Inc)IC DAC 16BIT SRL 40LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD5420ACPZ-REEL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 15/32頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 16BIT SRL 40LFCSP |
| 設計資源： | Simplified 16-Bit, 4 mA-to-20 mA Output Solution Using AD5420 (CN0098) |
| 標準包裝： | 1 |
| 設置時間： | 10µs |
| 位數(shù)： | 16 |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 電壓電源： | 模擬和數(shù)字 |
| 功率耗散（最大）： | 950mW |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 40-VFQFN 裸露焊盤，CSP |
| 供應商設備封裝： | 40-LFCSP-VQ（6x6） |
| 包裝： | 標準包裝 |
| 輸出數(shù)目和類型： | 1 電流，單極 |
| 采樣率（每秒）： | * |
| 其它名稱： | AD5420ACPZ-REEL7DKR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
AD5410/AD5420
Data Sheet
Rev. F | Page 22 of 32
AD5410/AD5420 FEATURES
FAULT ALERT
devices to be connected together to one pull-up resistor for
global fault detection. The FAULT pin is forced active by any
one of the following fault scenarios:
The voltage at IOUT attempts to rise above the compliance
range, due to an open-loop circuit or insufficient power
supply voltage. The IOUT current is controlled by a PMOS
transistor and internal amplifier, as shown in Figure 38.
The internal circuitry that develops the fault output avoids
using a comparator with window limits because this requires
an actual output error before the FAULT output becomes
active. Instead, the signal is generated when the internal
amplifier in the output stage has less than approximately
1 V of remaining drive capability (when the gate of the
output PMOS transistor nearly reaches ground). Thus, the
FAULT output activates slightly before the compliance limit is
reached. Because the comparison is made within the feed-
back loop of the output amplifier, the output accuracy is
maintained by its open-loop gain and an output error does
not occur before the FAULT output becomes active.
approximately 150°C.
The IOUT fault and overtemp bits of the status register are used
in conjunction with the FAULT pin to inform the user which
fault condition caused the FAULT pin to be asserted. See Table 17
ASYNCHRONOUS CLEAR (CLEAR)
CLEAR is an active high clear that clears the current output to
the bottom of its programmed range. It is necessary to maintain
CLEAR high for a minimum amount of time (see Figure 2) to
complete the operation. When the CLEAR signal is returned
low, the output remains at the cleared value. The preclear value
can be restored by pulsing the LATCH signal low without
clocking any data. A new value cannot be programmed until the
CLEAR pin is returned low.
INTERNAL REFERENCE
reference with initial accuracy of ±5 mV maximum and a
temperature drift coefficient of 10 ppm/°C maximum. The
reference voltage is buffered and externally available for use
elsewhere within the system. See Figure 34 for a load regulation
graph of the integrated reference.
EXTERNAL CURRENT SETTING RESISTOR
voltage-to-current conversion circuitry. The stability of the
output current over temperature is dependent on the stability of
the value of RSET. An external precision 15 k low drift resistor
ground; this improves the overall performance of the AD5410/
AD5420. The external resistor is selected via the control
register. See Table 14.
DIGITAL POWER SUPPLY
By default, the DVCC pin accepts a power supply of 2.7 V to
5.5 V. Alternatively, via the DVCC SELECT pin, an internal 4.5 V
power supply can be output on the DVCC pin for use as a digital
power supply for other devices in the system or as a termination
for pull-up resistors. This facility offers the advantage of not
having to bring a digital supply across an isolation barrier. The
internal power supply is enabled by leaving the DVCC SELECT
pin unconnected. To disable the internal supply, DVCC SELECT
should be tied to 0 V. DVCC is capable of supplying up to 5 mA
of current. See Figure 27 for a load regulation graph.
EXTERNAL BOOST FUNCTION
The addition of an external boost transistor, as shown in Figure 41,
reduces the power dissipated in the AD5410/AD5420 by reducing
the current flowing in the on-chip output transistor (dividing it
by the current gain of the external circuit). A discrete NPN
transistor with a breakdown voltage, BVCEO, greater than 40 V
can be used.
used at the extremes of the supply voltage, load current, and
temperature range. The boost transistor can also be used to
reduce the amount of temperature-induced drift in the part.
This minimizes the temperature-induced drift of the on-chip
voltage reference, which improves drift and linearity.
AD5410/
AD5420
MJD31C
OR
2N3053
BOOST
0.022F
RL
1k
IOUT
07027-
036
Figure 41. External Boost Configuration
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SY89876LMI | IC CLK BUFF DVDR 1:2 2GHZ 16-MLF |
| LTC2642CMS-14#TRPBF | IC DAC 14BIT VOUT 10-MSOP |
| LTC2642CDD-14#TRPBF | IC DAC 14BIT VOUT 10-DFN |
| SY89875UMI | IC CLK BUFF DVDR 1:2 2GHZ 16-MLF |
| LTC2641CMS8-14#TRPBF | IC DAC 14BIT VOUT 8-MSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5420AREZ | 功能描述:IC DAC 16BIT 1CH SER 24TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 設置時間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應商設備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓，單極 采樣率（每秒）:* 產(chǎn)品目錄頁面:1398 (CN2011-ZH PDF) |
| AD5420AREZ-REEL7 | 功能描述:IC DAC 16BIT 1CH SER 24TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標準包裝:47 系列:- 設置時間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應商設備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流，單極；1 電流，雙極 采樣率（每秒）:* |
| AD5420BCPZ | 制造商:AD 制造商全稱:Analog Devices 功能描述:Single Channel, 16-Bit, Serial Input, Current Source DAC |
| AD5420BREZ | 制造商:Analog Devices 功能描述: |
| AD5421 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Power HART Modem |
發(fā)布緊急采購，3分鐘左右您將得到回復。