VDD = 2.7 V to 5.5 V, AGND = DGND = 0 V," />
參數(shù)資料
型號(hào)： AD5398BCSURFZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 13/17頁(yè)
文件大小： 0K
描述： IC DAC 10BIT CURR-SINK 9WLCSP
標(biāo)準(zhǔn)包裝： 1
設(shè)置時(shí)間： 250µs
位數(shù)： 10
數(shù)據(jù)接口： I²C，串行
轉(zhuǎn)換器數(shù)目： 1
電壓電源： 單電源
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 9-UFBGA，WLCSP
供應(yīng)商設(shè)備封裝： 9-WLCSP（1.52 x 1.69）
包裝： 標(biāo)準(zhǔn)包裝
輸出數(shù)目和類型： 1 電流，單極
采樣率（每秒）： *
其它名稱： AD5398BCSURFZDKR
AD5398
Rev. B | Page 4 of 16
AC SPECIFICATIONS
VDD = 2.7 V to 5.5 V, AGND = DGND = 0 V, load resistance RL = 25 Ω connected to VDD, unless otherwise noted.
Table 2.
B Version1, 2
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
Output Current Settling Time
250
μs
VDD = 5 V, RL = 25 Ω, LL = 680 μH
scale to scale change (0x100 to 0x300)
Slew Rate
0.3
mA/μs
Major Code Change Glitch Impulse
0.15
nA-s
1 LSB change around major carry
Digital Feedthrough3
0.06
nA-s
1 Temperature range is as follows: B Version: –40°C to +85°C.
2 Guaranteed by design and characterization; not production tested.
3 See the Terminology section.
TIMING SPECIFICATIONS
VDD = 2.7 V to 5.5 V. All specifications TMIN to TMAX, unless otherwise noted.
Table 3.
B Version
Parameter1
Limit at TMIN, TMAX
Unit
Description
fSCL
400
kHz max
SCL clock frequency
t1
2.5
μs min
SCL cycle time
t2
0.6
μs min
tHIGH, SCL high time
t3
1.3
μs min
tLOW, SCL low time
t4
0.6
μs min
tHD, STA, start/repeated start condition hold time
t5
100
ns min
tSU, DAT, data setup time
t62
0.9
μs max
tHD, DAT, data hold time
0
μs min
t7
0.6
μs min
tSU, STA, setup time for repeated start
t8
0.6
μs min
tSU, STO, stop condition setup time
t9
1.3
μs min
tBUF, bus free time between a stop condition and a start condition
t10
300
ns max
tR, rise time of both SCL and SDA when receiving
0
ns min
May be CMOS driven
t11
250
ns max
tF, fall time of SDA when receiving
300
ns max
tF, fall time of both SCL and SDA when transmitting
20 + 0.1 Cb3
ns min
Cb
400
pF max
Capacitive load for each bus line
1 Guaranteed by design and characterization; not production tested.
2 A master device must provide a hold time of at least 300 ns for the SDA signal (referred to the VIH MIN of the SCL signal) in order to bridge the undefined region of SCL’s
falling edge.
3 Cb is the total capacitance of one bus line in pF. tR and tF are measured between 0.3 VDD and 0.7 VDD.
05034-
002
SDA
t9
SCL
t3
t10
t11
t4
t6
t2
t5
t7
t1
t8
START
CONDITION
REPEATED
START
CONDITION
STOP
CONDITION
Figure 2. 2-Wire Serial Interface Timing Diagram
相關(guān)PDF資料
PDF描述
ALD2302PAL IC COMP VOLT PUSH-PULL DL 8PDIP
VI-BT3-IV-S CONVERTER MOD DC/DC 24V 150W
VI-BT0-IV-S CONVERTER MOD DC/DC 5V 150W
ALD2301SAL IC COMP VOLT CMOS OD DUAL 8SOIC
VI-B5Y-IU-S CONVERTER MOD DC/DC 3.3V 132W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5399YRM 制造商:Analog Devices 功能描述:DAC 2-CH 12-bit 10-Pin MSOP 制造商:Analog Devices 功能描述:12BIT DAC INT REF DUAL SMD 5399
AD5399YRM-REEL7 制造商:Analog Devices 功能描述:DAC 2-CH 12-bit 10-Pin MSOP T/R
AD5399YRMZ 制造商:Analog Devices 功能描述:DAC 2-CH 12-bit 10-Pin MSOP 制造商:Analog Devices 功能描述:12BIT DAC INT REF DUAL SMD 5399
AD539JD 制造商:Analog Devices 功能描述:Analog Multiplier/Divider 2-Bit 16-Pin SBCDIP 制造商:Rochester Electronics LLC 功能描述:MULTIPLIER IC - Bulk 制造商:Analog Devices 功能描述:SEMICONDUCTORSLINEAR ((NW))
AD539JDZ 功能描述:IC MULT/DIV DUAL CH LIN 16-CDIP RoHS:是 類別:集成電路 (IC) >> 線性 - 模擬乘法器，除法器 系列:- 標(biāo)準(zhǔn)包裝:25 系列:HA 功能:模擬乘法器 位元/級(jí)數(shù):四象限 封裝/外殼:16-CDIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:16-CDIP 側(cè)面銅焊 包裝:管件
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*