- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8983 > AD5318BRUZ (Analog Devices Inc)IC DAC 10BIT OCTAL W/BUF 16TSSOP PDF資料下載
參數(shù)資料
| 型號： | AD5318BRUZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 27/28頁 |
| 文件大小： | 0K |
| 描述： | IC DAC 10BIT OCTAL W/BUF 16TSSOP |
| 產(chǎn)品培訓模塊： | Data Converter Fundamentals DAC Architectures |
| 標準包裝： | 96 |
| 設(shè)置時間： | 6µs |
| 位數(shù)： | 10 |
| 數(shù)據(jù)接口： | 串行 |
| 轉(zhuǎn)換器數(shù)目： | 8 |
| 電壓電源： | 單電源 |
| 功率耗散（最大）： | 4.5mW |
| 工作溫度： | -40°C ~ 105°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-TSSOP（0.173"，4.40mm 寬） |
| 供應商設(shè)備封裝： | 16-TSSOP |
| 包裝： | 管件 |
| 輸出數(shù)目和類型： | 8 電壓，單極；8 電壓，雙極 |
| 采樣率（每秒）： | 167k |
| 產(chǎn)品目錄頁面： | 782 (CN2011-ZH PDF) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當前第27頁第28頁
AD5308/AD5318/AD5328
Rev. F | Page 8 of 28
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
SYNC
VDD
VOUTA
VOUTD
VOUTC
VOUTB
LDAC
DIN
GND
VOUTH
VOUTE
VREFABCD
VREFEFGH
VOUTF
VOUTG
SCLK
AD5308/
AD5318/
AD5328
TOP VIEW
(Not to Scale)
02812-003
Figure 3. Pin Configuration
Table 5. Pin Function Descriptions
Pin No.
Mnemonic
Description
1
LDAC
This active low control input transfers the contents of the input registers to their respective DAC registers. Pulsing
this pin low allows any or all DAC registers to be updated if the input registers have new data. This allows simul-
taneous updates of all DAC outputs. Alternatively, this pin can be tied permanently low.
2
SYNC
Active Low Control Input. This is the frame synchronization signal for the input data. When SYNC goes low, it
powers on the SCLK and DIN buffers and enables the input shift register. Data is transferred in on the falling edges
of the following 16 clocks. If SYNC is taken high before the 16th falling edge, the rising edge of SYNC acts as an
interrupt and the write sequence is ignored by the device.
3
VDD
Power Supply Input. These parts can be operated from 2.5 V to 5.5 V, and the supply should be decoupled with a 10 μF
capacitor in parallel with a 0.1 μF capacitor to GND.
4
VOUTA
Buffered Analog Output Voltage from DAC A. The output amplifier has rail-to-rail operation.
5
VOUTB
Buffered Analog Output Voltage from DAC B. The output amplifier has rail-to-rail operation.
6
VOUTC
Buffered Analog Output Voltage from DAC C. The output amplifier has rail-to-rail operation.
7
VOUTD
Buffered Analog Output Voltage from DAC D. The output amplifier has rail-to-rail operation.
8
VREFABCD
Reference Input Pin for DACs A, B, C, and D. It can be configured as a buffered, unbuffered, or VDD input to the four
DACs, depending on the state of the BUF and VDD control bits. It has an input range from 0.25 V to VDD in unbuffered
mode and from 1 V to VDD in buffered mode.
9
VREFEFGH
Reference Input Pin for DACs E, F, G, and H. It can be configured as a buffered, unbuffered, or VDD input to the four
DACs, depending on the state of the BUF and VDD control bits. It has an input range from 0.25 V to VDD in unbuffered
mode and from 1 V to VDD in buffered mode.
10
VOUTE
Buffered Analog Output Voltage from DAC E. The output amplifier has rail-to-rail operation.
11
VOUTF
Buffered Analog Output Voltage from DAC F. The output amplifier has rail-to-rail operation.
12
VOUTG
Buffered Analog Output Voltage from DAC G. The output amplifier has rail-to-rail operation.
13
VOUTH
Buffered Analog Output Voltage from DAC H. The output amplifier has rail-to-rail operation.
14
GND
Ground Reference Point for All Circuitry on the Part.
15
DIN
Serial Data Input. This device has a 16-bit shift register. Data is clocked into the register on the falling edge of the
serial clock input. The DIN input buffer is powered down after each write cycle.
16
SCLK
Serial Clock Input. Data is clocked into the input shift register on the falling edge of the serial clock input. Data can
be transferred at rates up to 30 MHz. The SCLK input buffer is powered down after each write cycle.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-BTL-MV-S | CONVERTER MOD DC/DC 28V 150W |
| VI-B5M-MV-S | CONVERTER MOD DC/DC 10V 150W |
| VI-B7Z-MX-F3 | CONVERTER MOD DC/DC 2V 30W |
| M83723/78R24577 | CONN PLUG 57POS STRAIGHT W/PINS |
| ICS843001AK-40LFT | IC SYNTHESIZER LVPECL 16-VFQFPN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5318BRUZ-REEL | 功能描述:IC DAC 10BIT OCTAL W/BUF 16TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標準包裝:47 系列:- 設(shè)置時間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流，單極；1 電流，雙極 采樣率（每秒）:* |
| AD5318BRUZ-REEL7 | 功能描述:IC DAC 10BIT OCTAL W/BUF 16TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標準包裝:47 系列:- 設(shè)置時間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流，單極；1 電流，雙極 采樣率（每秒）:* |
| AD532 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Internally Trimmed Integrated Circuit Multiplier |
| AD5320 | 制造商:AD 制造商全稱:Analog Devices 功能描述:2.5 V to 5.5 V, 500 uA, Parallel Interface Quad Voltage-Output 8-/10-/12-Bit DACs |
發(fā)布緊急采購，3分鐘左右您將得到回復。