參數(shù)資料
型號： AD5263BRUZ20-REEL7
廠商： Analog Devices Inc
文件頁數(shù)： 9/28頁
文件大?。?/td> 0K
描述： IC DGTL POT QUAD 20K 24-TSSOP
標準包裝： 1
接片： 256
電阻（歐姆）： 20k
電路數(shù)： 4
溫度系數(shù)： 標準值 30 ppm/°C
存儲器類型： 易失
接口： I²C，SPI（芯片選擇，設備位址）
電源電壓： 2.7 V ~ 5.5 V，5 V ~ 15 V
工作溫度： -40°C ~ 125°C
安裝類型： 表面貼裝
封裝/外殼： 24-TSSOP（0.173"，4.40mm 寬）
供應商設備封裝： 24-TSSOP
包裝： 標準包裝
其它名稱： AD5263BRUZ20-REEL7DKR
Data Sheet
AD5263
Rev. F | Page 17 of 28
OPERATION
The AD5263 is a quad-channel, 256-position, digitally
controlled, variable resistor (VR) device.
To program the VR settings, refer to the SPI-Compatible Digital
Interface (DIS = 1) section. The part has an internal power-on
preset that places the wiper at midscale during power-on,
simplifying the fault condition recovery at power-up. In addition,
the shutdown (SHDN) pin of AD5263 places the RDAC in an
almost zero-power consumption state where Terminal A is
open circuited and the wiper W is connected to Terminal B,
resulting in only leakage current consumption in the VR structure.
During shutdown, the VR latch settings are maintained or new
settings can be programmed. When the part is returned from
shutdown, the corresponding VR setting is applied to the RDAC.
03142-
044
Bx
Wx
Ax
SD BIT
D7
D6
D4
D5
D2
D3
D1
D0
RDAC
LATCH
AND
DECODER RS
RS
Figure 45. AD5263 Equivalent RDAC Circuit
PROGRAMMING THE VARIABLE RESISTOR
Rheostat Operation
The nominal resistance of the RDAC between Terminal A and
Terminal B is available in 20 k, 50 k, and 200 k. The final
two or three digits of the part number determine the nominal
resistance value, for example, 20 k = 20; 50 k = 50;
200 k = 200. The nominal resistance (RAB) of the VR has
256 contact points accessed by the wiper terminal, plus the B
terminal contact. The 8-bit data in the RDAC latch is decoded to
select one of the 256 possible settings. Assuming a 20 k part is
used, the wiper’s first connection starts at the B terminal for data
0x00. Because there is a 60 wiper contact resistance, such a
connection yields a minimum of 2 × 60 resistance between the
W and B terminals. The second connection is the first tap point,
and corresponds to 198 (RWB = RAB/256 + RW = 78 + 2 ×
60 ) for Data 0x01. The third connection is the next tap point
representing 276 (RWB = 78 × 2 + 2 × 60 ) for Data 0x02,
and so on. Each LSB data value increase moves the wiper up the
resistor ladder until the last tap point is reached at 20,042
(RAB – 1 LSB + 2 × RW). Figure 45 shows a simplified diagram of
the equivalent RDAC circuit, where the last resistor string is not
accessed; therefore, there is 1 LSB less of the nominal resistance at
full scale in addition to the wiper resistance.
The general equation determining the digitally programmed
output resistance between the W and B terminals is
W
AB
WB
R
D
R
×
+
×
=
2
256
)
(
(1)
where:
D is the decimal equivalent of the binary code loaded in the 8-bit
RDAC register.
RAB is the end-to-end resistance.
RW is the wiper resistance contributed by the on-resistance of one
internal switch.
In summary, if RAB= 20 k and the A terminal is open circuited,
the RDAC latch codes in Table 5 result in the corresponding output
resistance, RWB.
Table 5. Codes and Corresponding RWB Resistances
D (Dec)
RWB()
Output State
255
20,042
Full-scale (R
AB 1 LSB + 2 × RW)
128
10,120
Midscale
1
198
1 LSB + 2 × R
W
0
120
Zero-scale (wiper contact resistance)
Note that in the zero-scale condition a finite wiper resistance of
120 is present. Care should be taken to limit the current flow
between W and B in this state to a maximum pulse current of
no more than 20 mA. Otherwise, degradation or possible
destruction of the internal switch contact can occur.
Similar to the mechanical potentiometer, the resistance of the
RDAC between the W wiper and Terminal A also produces a
digitally controlled complementary resistance, RWA. When these
terminals are used, the B terminal can be opened. Setting the
resistance value for RWA starts at a maximum value of resistance
and decreases as the data loaded in the latch increases in value.
The general equation for this operation is
W
AB
WA
R
D
R
×
+
×
=
2
256
)
(
(2)
For RAB = 20 k and the B terminal is open circuited, the RDAC
latch codes in Table 6 result in the corresponding output
resistance RWA.
Table 6. Codes and Corresponding RWA Resistances
D (Dec)
R
WA ()
Output State
255
198
Full scale
128
10,120
Midscale
1
20,042
1 LSB + 2 × R
W
0
20,120
Zero scale
相關(guān)PDF資料
PDF描述
MS3450W12S-4P CONN RCPT 1POS WALL MNT W/PINS
VE-B22-MX-B1 CONVERTER MOD DC/DC 15V 75W
VI-BWM-MX-B1 CONVERTER MOD DC/DC 10V 75W
VI-BWK-MX-B1 CONVERTER MOD DC/DC 40V 75W
MCP795W21-I/ST IC RTCC 64B SRAM WD/DET 14TSSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5263BRUZ50 功能描述:IC POT QUAD 50K 256POS 24-TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 接片:256 電阻（歐姆）:100k 電路數(shù):1 溫度系數(shù):標準值 35 ppm/°C 存儲器類型:非易失 接口:3 線串口 電源電壓:2.7 V ~ 5.25 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WDFN 裸露焊盤 供應商設備封裝:8-TDFN-EP（3x3） 包裝:剪切帶 (CT) 產(chǎn)品目錄頁面:1399 (CN2011-ZH PDF) 其它名稱:MAX5423ETA+TCT
AD5263BRUZ50 制造商:Analog Devices 功能描述:IC DIGIPOT 8BIT I2C QUAD 50K 5263
AD5263BRUZ50-REEL7 功能描述:IC POT DGTL 50K 256POS 24TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 標準包裝:3,000 系列:DPP 接片:32 電阻（歐姆）:10k 電路數(shù):1 溫度系數(shù):標準值 300 ppm/°C 存儲器類型:非易失 接口:3 線串行（芯片選擇，遞增，增/減） 電源電壓:2.5 V ~ 6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WFDFN 裸露焊盤 供應商設備封裝:8-TDFN（2x3） 包裝:帶卷 (TR)
AD5263EVAL 制造商:Analog Devices 功能描述:Evaluation Board For Digital Potentiometer, Quad, 15V, 256-Position, Digital Potentiometer 制造商:Analog Devices 功能描述:AD5263 EVAL BOARD - Bulk
AD52651A 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:2.5W/CH Stereo Filter-less Class-D Audio Amplifier with Headphone Driver
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*