參數(shù)資料
型號(hào): AD1941YSTZRL
廠商: Analog Devices Inc
文件頁(yè)數(shù): 36/36頁(yè)
文件大小: 0K
描述: IC DSP AUDIO 16CHAN 28BIT 48LQFP
標(biāo)準(zhǔn)包裝: 2,000
系列: SigmaDSP®
類型: 音頻處理器
應(yīng)用: 車載系統(tǒng),家庭影院,電視
安裝類型: 表面貼裝
封裝/外殼: 48-LQFP
供應(yīng)商設(shè)備封裝: 48-LQFP(7x7)
包裝: 帶卷 (TR)
AD1940/AD1941
Rev. B | Page 9 of
36
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS
36
35
34
33
32
31
30
29
28
27
26
25
13 14 15 16 17 18 19 20 21 22 23 24
1
2
3
4
5
6
7
8
9
10
11
12
48 47 46 45 44
39 38 37
43 42 41 40
GND
BCLK_OUT1
LRCLK_OUT1
ODVDD
SDATA_OUT3
SDATA_OUT2
SDATA_OUT1
VDD
MCLK
RESERVED
PLL_VDD
NC
SDATA_OUT0
ODVDD
BCLK_OUT0
LRCLK_OUT0
GND
VDD
PIN 1
INDICATOR
PLL_CTRL0
PLL_CTRL1
PLL_CTRL2
PLL_GND
AD1940
TOP VIEW
(Not to Scale)
V
D
S
D
A
T
A
_
IN
1
S
D
A
T
A
_
IN
2
S
D
A
T
A
_
IN
3
C
O
U
T
C
L
K
C
L
A
T
C
H
C
D
A
T
A
R
E
S
E
T
B
G
N
D
S
DATA_
IN0
ADR_
S
E
L
GN
D
VRE
F
VDR
IV
E
V
SEN
S
E
VS
UP
PLY
IN
V
D
SDA
T
A_
OUT7
SDA
T
A_O
U
T6
O
DV
DD
SDA
T
A_O
U
T5
SD
AT
A
_
O
U
T
4
VDD
04607-0-002
LRCLK_IN
BCLK_IN
NC = NO CONNECT
36
35
34
33
32
31
30
29
28
27
26
25
13 14 15 16 17 18 19 20 21 22 23 24
1
2
3
4
5
6
7
8
9
10
11
12
48 47 46 45 44
39 38 37
43 42 41 40
GND
BCLK_OUT1
LRCLK_OUT1
ODVDD
SDATA_OUT3
SDATA_OUT2
SDATA_OUT1
VDD
MCLK
RESERVED
PLL_VDD
I2C_FILT_EN
SDATA_OUT0
ODVDD
BCLK_OUT0
LRCLK_OUT0
GND
VDD
PIN 1
INDICATOR
PLL_CTRL0
PLL_CTRL1
PLL_CTRL2
PLL_GND
AD1941
TOP VIEW
(Not to Scale)
VD
D
S
DATA
_I
N1
S
DATA
_
IN2
S
DATA
_
IN3
SD
A
SC
L
NC
RE
SETB
GN
D
S
DATA_
IN0
ADR_
S
E
L
GN
D
VRE
F
VDR
IV
E
V
SEN
S
E
VS
UP
PLY
IN
V
D
SDA
T
A_
OUT7
SDA
T
A_O
U
T6
O
DV
DD
SDA
T
A_O
U
T5
SD
AT
A
_
O
U
T
4
VDD
04607-0-011
LRCLK_IN
BCLK_IN
NC = NO CONNECT
Figure 7. 48-Lead LQFP Pin Configuration, AD1940
Figure 8. 48-Lead LQFP Pin Configuration, AD1941
Table 10. Pin Function Descriptions
Pin No.
AD1940
AD1941
I/O
Mnemonic
Description
1, 25, 37
VDD
Core Power.
2
IN
MCLK
Master Clock Input.
3
RESERVED
This pin should be connected to ground.
4
IN
PLL_CTRL0
PLL Control 0.
5
IN
PLL_CTRL1
PLL Control 1.
6
IN
PLL_CTRL2
PLL Control 2.
7
PLL_GND
PLL Ground.
8
PLL_VDD
PLL Power.
9
21, 22
NC
No Connect.
9
IN
I2C_FILT_ENB
I2C Filter Enable, Active Low.
10
IN
LRCLK_IN
Left/Right Clock for Serial or TDM Data Inputs.
11
IN
BCLK_IN
Bit Clock for Serial or TDM Data Inputs.
12, 24, 36,
48
12, 24, 36,
48
GND
Digital Ground.
13
VDD
Core Power.
14
IN
SDATA_IN0
Serial Data Input 0.
15
12
IN
SDATA_IN1
Serial Data Input 1.
16
IN
SDATA_IN2/TDM_IN1
Serial Data Input 2/TDM Input 1.
17
IN
SDATA_IN3/TDM_IN0
Serial Data Input 3/TDM Input 0.
18
IN
ADR_SEL
Control Port Address Select.
19
OUT
COUT
SPI Data Output.
20
IN
CCLK
Clock for SPI.
21
IN
CLATCH
SPI Data Latch.
相關(guān)PDF資料
PDF描述
AD1940YSTZRL IC DSP AUDIO 16CH/28BIT 48-LQFP
SP3243EUEA-L/TR IC TXRX RS232 INTELLIGENT 28SSOP
VE-21J-IU-F2 CONVERTER MOD DC/DC 36V 200W
ADAU1446YSTZ-3A-RL IC SIGMADSP 175MHZ 100LQFP
SP3243EUCA-L/TR IC TXRX RS232 INTELLIGENT 28SSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD1953 制造商:AD 制造商全稱:Analog Devices 功能描述:SigmaDSP⑩ 3-Channel, 26-Bit Signal Processing DAC
AD1953YST 制造商:Analog Devices 功能描述:DAC 3-CH Delta-Sigma 24-bit 48-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:3 CHANNEL 24 BIT SIGNAL-PROCESSING DAC - Tape and Reel 制造商:Analog Devices 功能描述:IC 24BIT DAC SMD 1953 LQFP48
AD1953YSTRL 制造商:Analog Devices 功能描述:DAC 3-CH Delta-Sigma 24-bit 48-Pin LQFP T/R
AD1953YSTRL7 制造商:Analog Devices 功能描述:DAC 3-CH Delta-Sigma 24-bit 48-Pin LQFP T/R 制造商:Rochester Electronics LLC 功能描述:3 CHANNEL 24 BIT SIGNAL-PROCESSING DAC - Tape and Reel
AD1953YSTZ 功能描述:IC DSP DAC AUDIO3CH/26BIT 48LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:SigmaDSP® 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時(shí)間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散(最大):100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC(J 形引線) 供應(yīng)商設(shè)備封裝:28-PLCC(11.51x11.51) 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):143k