參數(shù)資料
型號: AD1836AASZRL
廠商: Analog Devices Inc
文件頁數(shù): 4/24頁
文件大小: 0K
描述: IC CODEC 4ADC/6DAC 24BIT 52MQFP
標準包裝: 1
類型: 通用
數(shù)據(jù)接口: 串行
分辨率(位): 24 b
ADC / DAC 數(shù)量: 4 / 6
三角積分調變:
S/N 比,標準 ADC / DAC (db): 105 / 108
動態(tài)范圍,標準 ADC / DAC (db): 105 / 108
電壓 - 電源,模擬: 4.75 V ~ 5.25 V
電壓 - 電源,數(shù)字: 4.75 V ~ 5.25 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 52-QFP
供應商設備封裝: 52-MQFP(10x10)
包裝: 標準包裝
其它名稱: AD1836AASZRLDKR
AD1836A
Data Sheet
Rev. A | Page 12 of 24
through an FPGA or other large digital chip before being
applied to the AD1836A. In most cases, this will induce clock
jitter due to the fact that the clock signal is sharing common
power and ground connections with other unrelated digital
output signals.
The six DAC channels use a common serial bit clock to clock in
the serial data and a common left-right framing clock. The four
ADC channels output a common serial bit clock and a left-right
framing clock. The clock signals are all synchronous with the
sample rate.
RESET AND POWER-DOWN
Reset will power down the chip and set the control registers to
their default settings. After reset is de-asserted, an initialization
routine will run inside the AD1836A to clear all memories to
zero. This initialization lasts for approximately 4500 MCLKs.
The power-down bit in the DAC Control Register 1 and ADC
Control Register 1 will power down the respective digital
section. The analog circuitry does not power down. All other
register settings are retained.
To avoid possible synchronization problems, if MCLK is 512 fS
or 768 fS, the clock rate should be set in ADC Control Register 3
within the first 3072 MCLK cycles after reset, or DLRCLK and
DBCLK should be withheld until after the internal initialization
completes (see above).
SERIAL CONTROL PORT
The AD1836A has an SPI compatible control port that permits
programming the internal control registers for the ADCs and
DACs and for reading the ADC signal level from the internal
peak detectors. The DAC output levels may be independently
programmed by means of an internal digital attenuator
adjustable in 1024 linear steps.
The SPI control port is a 4-wire serial control port. The format
is similar to the Motorola SPI format except the input data-word
is 16 bits wide. The maximum serial bit clock frequency is 8 MHz
and may be completely asynchronous to the sample rate of the
ADCs and DACs. Figure 3 shows the format of the SPI signal.
All control registers are write-only. They cannot be read back.
The ADC peak registers are read-only. They are reset to zero each
time they are read and are updated at the next sample time.
Due to an anomaly in the SPI interface, when a write to a DAC
control register follows after a read or a write to an ADC
register, it may not be executed properly. Any such write should
be performed twice.
CLATCH
CCLK
CDATA
COUT
D15
D9
D0
D14
D8
D0
Figure 3. Format of SPI Signal
相關PDF資料
PDF描述
HR25A-9P-16P CONN PLUG 16POS MALE CIRCULAR
VE-B7T-IX-B1 CONVERTER MOD DC/DC 6.5V 75W
VE-B7T-IW-B1 CONVERTER MOD DC/DC 6.5V 100W
AD1836AASZ IC CODEC 4ADC/6DAC 24 BIT 52MQFP
VE-B50-IW-B1 CONVERTER MOD DC/DC 5V 100W
相關代理商/技術參數(shù)
參數(shù)描述
AD1836ACS 制造商:Rochester Electronics LLC 功能描述:- Bulk
AD1836ACSRL 制造商:AD 制造商全稱:Analog Devices 功能描述:Multichannel 96 kHz Codec
AD1836ACSZ 功能描述:IC CODEC 4ADC/6DAC 24 BIT 52MQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標準包裝:2,500 系列:- 類型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率(位):18 b ADC / DAC 數(shù)量:2 / 2 三角積分調變:是 S/N 比,標準 ADC / DAC (db):81.5 / 88 動態(tài)范圍,標準 ADC / DAC (db):82 / 87.5 電壓 - 電源,模擬:2.6 V ~ 3.3 V 電壓 - 電源,數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤 供應商設備封裝:48-TQFN-EP(7x7) 包裝:帶卷 (TR)
AD1836A-DBRD 制造商:Analog Devices 功能描述:Evaluation Board For Multi-Channel 96 KHz Codec 制造商:Rochester Electronics LLC 功能描述:EVAL BD FOR MULTI CHANNEL 96KHZ CODEC - Bulk 制造商:Analog Devices 功能描述:EVALUATION BOARD ((NS))
AD1836AS 制造商:Rochester Electronics LLC 功能描述:ULTI CHANNEL 96KHZ CODEC - Bulk