- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10656 > AD1674BRZ (Analog Devices Inc)IC ADC 12BIT 100KSPS 28-SOIC PDF資料下載
參數(shù)資料
| 型號： | AD1674BRZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 12/12頁 |
| 文件大小： | 0K |
| 描述： | IC ADC 12BIT 100KSPS 28-SOIC |
| 標準包裝： | 1 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 100k |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉換器數(shù)目： | 1 |
| 功率耗散（最大）： | 825mW |
| 電壓電源： | 雙 ± |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 28-SOIC（0.295"，7.50mm 寬） |
| 供應商設備封裝： | 28-SOIC W |
| 包裝： | 管件 |
| 輸入數(shù)目和類型： | 2 個單端，單極；2 個單端，雙極 |
| 產(chǎn)品目錄頁面： | 777 (CN2011-ZH PDF) |
AMPLITUDE
–
dB
INPUT FREQUENCY – kHz
10000
–100
–120
10
1
–60
–80
–40
–20
0
1000
THD
2NDHARMONIC
3RD
HARMONIC
f
SAMPLE = 100kSPS
FULL-SCALE = +10V
100
Figure 5. Harmonic Distortion vs.
Input Frequency
Typical Dynamic Performance–AD1674
GENERAL CIRCUIT OPERATION
The AD1674 is a complete 12-bit, 10
s sampling analog-to-
digital converter. A block diagram of the AD1674 is shown on
page 7.
When the control section is commanded to initiate a conversion
(as described later), it places the sample-and-hold amplifier
(SHA) in the hold mode, enables the clock, and resets the suc-
cessive approximation register (SAR). Once a conversion cycle
has begun, it cannot be stopped or restarted and data is not
available from the output buffers. The SAR, timed by the inter-
nal clock, will sequence through the conversion cycle and return
an end-of-convert flag to the control section when the conver-
sion has been completed. The control section will then disable
the clock, switch the SHA to sample mode, and delay the STS
LOW going edge to allow for acquisition to 12-bit accuracy.
The control section will allow data read functions by external
command anytime during the SHA acquisition interval.
During the conversion cycle, the internal 12-bit, 1 mA full-scale
current output DAC is sequenced by the SAR from the most
significant bit (MSB) to the least significant bit (LSB) to pro-
vide an output that accurately balances the current through the
5 k
resistor from the input signal voltage held by the SHA.
The SHA’s input scaling resistors divide the input voltage by 2
for the 10 V input span and by 4 V for the 20 V input span,
maintaining a 1 mA full-scale output current through the 5 k
resistor for both ranges. The comparator determines whether
the addition of each successively weighted bit current causes the
DAC current sum to be greater than or less than the input cur-
rent. If the sum is less, the bit is left on; if more, the bit is
turned off. After testing all the bits, the SAR contains a 12-bit
binary code which accurately represents the input signal to
within
±1/2 LSB.
CONTROL LOGIC
The AD1674 may be operated in one of two modes, the full-
control mode and the stand-alone mode. The full-control mode
utilizes all the AD1674 control signals and is useful in systems
that address decode multiple devices on a single data bus. The
stand-alone mode is useful in systems with dedicated input ports
available and thus not requiring full bus interface capability.
Table I is a truth table for the AD1674, and Figure 10 illus-
trates the internal logic circuitry.
Table I. AD1674A Truth Table
CE CS
R/C
12/8 A0 Operation
0
X
None
X
1
X
None
1
0
X
0
Initiate 12-Bit Conversion
1
0
X
1
Initiate 8-Bit Conversion
1
0
1
X
Enable 12-Bit Parallel Output
1
0
1
0
Enable 8 Most Significant Bits
1
0
1
0
1
Enable 4 LSBs +4 Trailing Zeroes
REV. C
–9–
Figure 7. S/(N+D) vs. Input Amplitude
0
–130
50
–100
–120
5
–110
0
–70
–90
–80
–60
–40
–30
–10
–20
–50
45
35
30
15
10
FREQUENCY – kHz
AMPLITUDE
–
dB
20
25
40
Figure 9. IMD Plot for fIN = 9.08 kHz (fa), 9.58 kHz (fb)
0
–140
50
–80
–120
5
–100
0
–20
–60
–40
45
40
35
30
25
20
15
10
FREQUENCY – kHz
AMPLITUDE
–
dB
Figure 8. Nonaveraged 2048 Point FFT
at 100 kSPS, fIN = 25.049 kHz
INPUT FREQUENCY – kHz
S/(N+D)
–
dB
80
0
10000
20
10
1
40
30
50
60
70
1000
0dB INPUT
–20dB INPUT
–60dB INPUT
100
Figure 6. S/(N+D) vs. Input Frequency
and Amplitude
相關PDF資料 |
PDF描述 |
|---|---|
| LTC2247IUH#PBF | IC ADC 14BIT 40MSPS SAMPL 32-QFN |
| VE-J1K-MW-F2 | CONVERTER MOD DC/DC 40V 100W |
| VE-J1K-MW-F1 | CONVERTER MOD DC/DC 40V 100W |
| ICL3244EIAZ-T | TRANSMITTER/RCVR RS232 28-SSOP |
| 1-207303-1 | CONN CPC RCPT/PIN 16POS GOLD |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD1674BRZ | 制造商:Analog Devices 功能描述:A/D Converter (A-D) IC |
| AD1674J | 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit 100 kSPS A/D Converter |
| AD1674JN | 功能描述:IC ADC 12BIT 100KSPS 28-DIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 標準包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應商設備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
| AD1674JNZ | 功能描述:IC ADC 12BIT 100KSPS 28-DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 標準包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應商設備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
| AD1674JR | 功能描述:IC ADC 12BIT 100KSPS 28-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 標準包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應商設備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
發(fā)布緊急采購，3分鐘左右您將得到回復。