- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375169 > AAT3236 (Advanced Analogic Technologies, Inc.) Quadruple 2-Input Positive-AND Gates 14-SSOP 0 to 70 PDF資料下載
參數(shù)資料
| 型號： | AAT3236 |
| 廠商： | Advanced Analogic Technologies, Inc. |
| 英文描述： | Quadruple 2-Input Positive-AND Gates 14-SSOP 0 to 70 |
| 中文描述： | 300mA的LDO穩(wěn)壓器的CMOS高性能 |
| 文件頁數(shù)： | 13/16頁 |
| 文件大小： | 448K |
| 代理商： | AAT3236 |
Figure 19: Recommended LDO Regulator Layout
Figure 20: Evaluation board
component side layout
Figure 21: Evaluation board
solder side layout
Figure 22: Evaluation board
top side silk screen layout /
assembly drawing
LDO
Regulator
C
BYP
C
OUT
R
TRACE
R
TRACE
R
TRACE
R
TRACE
C
IN
R
LOAD
V
IN
EN
GND
V
OUT
BYP
V
IN
GND
I
IN
I
LOAD
I
GND
I
RIPPLE
DC INPUT
I
LOAD
return + noise and ripple
I
BYP
only
AAT3236
300mA CMOS High Performance LDO
3236.2001.11.0.9
13
The problem with the layout in Figure 18 is the
bypass capacitor and output capacitor share the
same ground path to the LDO regulator ground pin
along with the high current return path from the load
back to the power supply. The bypass capacitor
node is connected directly to the LDO regulator
internal reference, making this node very sensitive
to noise or ripple. The internal reference output is
fed into the error amplifier, thus any noise or ripple
from the bypass capacitor will be subsequently
amplified by the gain of the error amplifier. This
effect can increase noise seen on the LDO regulator
output as well as reduce the maximum possible
power supply ripple rejection. There is PCB trace
impedance between the bypass capacitor connec-
tion to ground and the LDO regulator ground con-
nection. When the high load current returns through
this path, a small ripple voltage is created, feeding
into the C
BYP
loop.
Figure 19 shows the preferred method for the
bypass and output capacitor connections. For low
output noise and highest possible power supply
ripple rejection performance, it is critical to connect
the bypass and output capacitor directly to the LDO
regulator ground pin. This method will eliminate
any load noise or ripple current feedback through
the LDO regulator.
Evaluation Board Layout
The AAT3236 evaluation layout follows the recom-
mend printed circuit board layout procedures and
can be used as an example for good application
layouts.
Note: Board layout shown is not to scale.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AAT3236IGV-25-T1 | Quadruple 2-Input Positive-AND Gates 14-SSOP 0 to 70 |
| AAT3236IGV-28-T1 | 300mA CMOS High Performance LDO |
| AAT3236IGV-285-T1 | Quadruple 2-Input Positive-AND Gates 14-SOIC 0 to 70 |
| AAT3236IGV-30-T1 | Quadruple 2-Input Positive-AND Gates 14-SOIC 0 to 70 |
| AAT3236IGV-33-T1 | Quadruple 2-Input Positive-AND Gates 14-SOIC 0 to 70 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AAT3236_07 | 制造商:ANALOGICTECH 制造商全稱:Advanced Analogic Technologies 功能描述:300mA CMOS High Performance LDO |
| AAT3236IGV-2.5-T1 | 制造商:Skyworks Solutions Inc 功能描述:VOLTAGE REGULATOR |
| AAT3236IGV-2.7-T1 | 制造商:ANALOGICTECH 制造商全稱:Advanced Analogic Technologies 功能描述:300mA CMOS High Performance LDO |
| AAT3236IGV-2.85-T1 | 制造商:AAT 制造商全稱:AAT 功能描述:300mA CMOS High Performance LDO |
| AAT3236IGV-2.8-T1 | 制造商:Skyworks Solutions Inc 功能描述:IC REG LDO 2.8V 0.3A SOT23-5 TR 制造商:Skyworks Solutions Inc 功能描述:VOLTAGE REGULATOR |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。