- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375160 > A8351601F-40 (AMIC Technology Corporation) Bar Code Reader PDF資料下載
參數(shù)資料
| 型號： | A8351601F-40 |
| 廠商： | AMIC Technology Corporation |
| 英文描述： | Bar Code Reader |
| 中文描述： | 條碼閱讀器 |
| 文件頁數(shù)： | 10/44頁 |
| 文件大?。?/td> | 439K |
| 代理商： | A8351601F-40 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
A8351601 Series
(July, 2002, Version 1.0)
9
AMIC Technology, Inc.
IP:
Interrupt Priority Register.
Bit Addressable.
7
-
6
-
5
4
PS
3
2
1
0
PT2
PT1
PX1
PT0
PX0
Register Description:
-
-
PT2
PS
PT1
PX1
PT0
PX0
IP.7
IP.6
IP.5
IP.4
IP.3
IP.2
IP.1
IP.0
Not implemented, reserve for future use
(3)
Not implemented, reserve for future use
(3)
Defines Timer 2 interrupt priority level
Defines Serial Port interrupt priority level
Defines Timer 1 interrupt priority level
Defines External Interrupt 1 priority level
Defines Timer 0 interrupt priority level
Defines External Interrupt 0 priority level
Notes:
1. In order to assign higher priority to an interrupt the corresponding bit in the IP register must be set to 1. While an
interrupt service is in progress, it cannot be interrupted by a lower or same level interrupt.
2. Priority within level is only to resolve simultaneous requests of the same priority level. From high to low, interrupt sources
are listed below:
IE0 > TF0 > IE1 > TF1 > RI or TI > TF2 or EXF2
3. User software should not write 1s to reserved bits. These bits may be used in future products to invoke new features.
TCON:
Timer/Counter Control Register. Bit Addressable.
7
6
5
4
3
2
1
0
TF1
TR1
TF0
TR0
IE1
IT1
IE0
IT0
Register Description:
TF1
IP.7
Timer 1 overflow flag. Set by hardware when the Timer/Counter 1 overflows.
Cleared by hardware as processor vectors to the interrupt service routine.
Timer 1 run control bit. Set/Cleared by software to turn Timer/Counter 1 ON/OFF.
Timer 0 overflow flag. Set by hardware when the Timer/Counter 0 overflows.
Cleared by hardware as processor vectors to the interrupt service routine.
Timer 0 run control bit. Set/Cleared by software to turn Timer/Counter 0 ON/OFF.
External Interrupt 1 edge flag. Set by hardware when the External Interrupt edge is
detected. Cleared by hardware when interrupt is processed.
Interrupt 1 type control bit. Set/Cleared by software specify falling edge/low level triggered
External Interrupt.
External Interrupt 0 edge flag. Set by hardware when the External Interrupt edge is
detected. Cleared by hardware when interrupt is processed.
Interrupt 0 type control bit. Set/Cleared by software specify falling edge/low level triggered
External Interrupt.
TR1
TF0
IP.6
IP.5
TR0
IE1
IP.4
IP.3
IT1
IP.2
IE0
IP.1
IT0
IP.0
TMOD:
Timer/Counter Mode Control Register. Not Bit Addressable.
Timer 1
Timer 0
GATE
C/
T
M1
M0
GATE
C/
T
M1
M0
GATE
When TRx (in TCON) is set and GATE=1, TIMER/COUNTERx will run only while INTx pin is high (hardware
control). When GATE=0, TIMER/COUNTERx will run only while TRx=1 (software control).
Timer or Counter selector. Cleared for Timer operation (input from internal system clock). Set for Counter
operation (input from Tx input pin).
Mode selector bit.
(1)
Mode selector bit.
(1)
C/
T
M1
M0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| A8351601L-40 | 5015 RR 4#8 SKT RECP |
| A8351601 | Bar Code Reader |
| A8351601-40 | Bar Code Reader |
| A8423 | LIN Bus Transceiver with Integrated Voltage Regulator |
| A8423KL | LIN Bus Transceiver with Integrated Voltage Regulator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| A8351601L-40 | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:Bar Code Reader |
| A8351601SERIES | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Bar Code Reader |
| A83516-12 | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:8 Bit Microcontroller |
| A83516-24 | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:8 Bit Microcontroller |
| A83516-40 | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:8 Bit Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。