- 您現在的位置：買賣IC網 > PDF目錄375158 > A82DL1644UG-70UF (AMIC Technology Corporation) Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82DL16x4T(U) 16 Megabit (2Mx8 Bit/1Simultaneous Operation Flash Memory and 4M (256Kx16 Bit) S PDF資料下載
參數資料
| 型號： | A82DL1644UG-70UF |
| 廠商： | AMIC Technology Corporation |
| 英文描述： | Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82DL16x4T(U) 16 Megabit (2Mx8 Bit/1Simultaneous Operation Flash Memory and 4M (256Kx16 Bit) S |
| 中文描述： | 堆疊式多芯片封裝（MCP）閃存和SRAM，A82DL16x4T（ü）16兆位（2Mx8 Bit/1Simultaneous行動閃存和4M（256Kx16位）新幣 |
| 文件頁數： | 52/57頁 |
| 文件大?。?/td> | 896K |
| 代理商： | A82DL1644UG-70UF |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁當前第52頁第53頁第54頁第55頁第56頁第57頁
A82DL16x4T(U) Series
PRELIMINARY
(August, 2005, Version 0.0)
51
AMIC Technology, Corp.
Timing Waveforms (continued)
Write Cycle 2
(Chip Enable Controlled)
t
WC
Address
CE1_S
CE2_S
DIN
t
DH
t
DW
(4)
(4)
t
CW
5
t
AW
t
WR
3
WE
DOUT
t
WHZ
7
t
WP
2
t
CW
5
t
AS
1
Notes: 1. t
AS
is measured from the address valid to the beginning of Write.
2. A Write occurs during the overlap (t
WP
) of a low
CE1_S
, a high CE2_S and a low WE .
3. t
WR
is measured from the earliest of
CE1_S
or WE going high or CE2_S going low to the end of the Write cycle.
4. If the
CE1_S
low transition or the CE2_S high transition occurs simultaneously with the WE low transition or after
the WE transition, outputs remain in a high impedance state.
5. t
CW
is measured from the later of
CE1_S
going low or CE2_S going high to the end of Write.
6. OE is continuously low. ( OE = V
IL
)
7. Transition is measured
±
500mV from steady state. This parameter is sampled and not 100% tested.
相關PDF資料 |
PDF描述 |
|---|---|
| A82DL16X4T | Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82DL16x4T(U) 16 Megabit (2Mx8 Bit/1Simultaneous Operation Flash Memory and 4M (256Kx16 Bit) S |
| A82DL1624 | Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82DL16x4T(U) 16 Megabit (2Mx8 Bit/1Simultaneous Operation Flash Memory and 4M (256Kx16 Bit) S |
| A82DL1624TG-70 | Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82DL16x4T(U) 16 Megabit (2Mx8 Bit/1Simultaneous Operation Flash Memory and 4M (256Kx16 Bit) S |
| A82DL1624TG-70F | Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82DL16x4T(U) 16 Megabit (2Mx8 Bit/1Simultaneous Operation Flash Memory and 4M (256Kx16 Bit) S |
| A82DL1624TG-70I | Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82DL16x4T(U) 16 Megabit (2Mx8 Bit/1Simultaneous Operation Flash Memory and 4M (256Kx16 Bit) S |
相關代理商/技術參數 |
參數描述 |
|---|---|
| A82DL16X2T | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82DL16x2T(U) 16 Megabit (2Mx8 Bit/1Mx16 Bit) CMOS 3.3 Volt-only, Simultaneous Operation Flash |
| A82DL16X4T | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82DL16x4T(U) 16 Megabit (2Mx8 Bit/1Simultaneous Operation Flash Memory and 4M (256Kx16 Bit) S |
| A82DL3224 | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82DL32x4T(U) 32 Megabit (4Mx8 Bit/2Mx16 Bit) CMOS 3.3 Volt-only, Simultaneous Operation Flash |
| A82DL3224TG-70 | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82DL32x4T(U) 32 Megabit (4Mx8 Bit/2Mx16 Bit) CMOS 3.3 Volt-only, Simultaneous Operation Flash |
| A82DL3224TG-70F | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82DL32x4T(U) 32 Megabit (4Mx8 Bit/2Mx16 Bit) CMOS 3.3 Volt-only, Simultaneous Operation Flash |
發(fā)布緊急采購，3分鐘左右您將得到回復。