參數(shù)資料
型號： A82DL1634TG-70I
廠商： AMIC Technology Corporation
英文描述： Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82DL16x4T(U) 16 Megabit (2Mx8 Bit/1Simultaneous Operation Flash Memory and 4M (256Kx16 Bit) S
中文描述： 堆疊式多芯片封裝（MCP）閃存和SRAM，A82DL16x4T（ü）16兆位（2Mx8 Bit/1Simultaneous行動閃存和4M（256Kx16位）新幣
文件頁數(shù)： 28/57頁
文件大?。?/td> 896K
代理商： A82DL1634TG-70I
A82DL16x4T(U) Series
PRELIMINARY
(August, 2005, Version 0.0)
27
AMIC Technology, Corp.
WRITE OPERATION STATUS
The device provides several bits to determine the status of a
program or erase operation: I/O
2
, I/O
3
, I/O
5
, I/O
6
, and I/O
7
.
Table 13 and the following subsections describe the function
of these bits. I/O
7
and I/O
6
each offer a method for
determining whether a program or erase operation is
complete or in progress. The device also provides a
hardware-based output signal, RY/
BY
, to determine whether
an Embedded Program or Erase operation is in progress or
has been completed.
I/O
7
:
Data
Polling
The
Data
Polling bit, I/O
7
, indicates to the host system
whether an Embedded Algorithm is in progress or completed,
or whether the device is in Erase Suspend.
Data
Polling is
valid after the rising edge of the final
WE
pulse in the
program or erase command sequence.
During the Embedded Program algorithm, the device outputs
on I/O
7
the complement of the datum programmed to I/O
7
.
This I/O
7
status also applies to programming during Erase
Suspend. When the Embedded Program algorithm is
complete, the device outputs the datum programmed to I/O
7
.
The system must provide the program address to read valid
status information on I/O
7
. If a program address falls within a
protected sector,
Data
Polling on I/O
7
is active for
approximately 1
μ
s, then the device returns to reading array
data.
During the Embedded Erase algorithm,
Data
Polling
produces a "0" on I/O
7
. When the Embedded Erase algorithm
is complete, or if the device enters the Erase Suspend mode,
Data
Polling produces a "1" on I/O
7
. The system must
provide an address within any of the sectors selected for
erasure to read valid status information on I/O
7
.
After an erase command sequence is written, if all sectors
selected for erasing are protected,
Data
Polling on I/O
7
is
active for approximately 100
μ
s, then the bank returns to
reading array data. If not all selected sectors are protected,
the Embedded Erase algorithm erases the unprotected
sectors, and ignores the selected sectors that are protected.
However, if the system reads I/O
7
at an address within a
protected sector, the status may not be valid.
Just prior to the completion of an Embedded Program or
Erase operation, I/O
7
may change asynchronously with I/O
0
–
I/O
6
while Output Enable (
OE
) is asserted low. That is, the
device may change from providing status information to valid
data on I/O
7
. Depending on when the system samples the
I/O
7
output, it may read the status or valid data. Even if the
device has completed the program or erase operation and
I/O7 has valid data, the data outputs on I/O
0
-I/O
6
may be still
invalid. Valid data on I/O
0
-I/O
7
will appear on successive read
cycles.
Table 13 shows the outputs for
Data
Polling on I/O
7
. Figure
5 shows the
Data
Polling algorithm. Figure 19 in the AC
Characteristics section shows the
Data
Polling timing
diagram.
START
Read I/O
7
-I/O
0
Address = VA
I/O
7
= Data
FAIL
No
Note :
1. VA = Valid address for programming. During a sector
erase operation, a valid address is an address within any
sector selected for erasure. During chip erase, a valid
address is any non-protected sector address.
2. I/O
7
should be rechecked even if I/O
5
= "1" because
I/O
7
may change simultaneously with I/O
5
.
No
Read I/O
7
- I/O
0
Address = VA
I/O
5
= 1
I/O
7
= Data
Yes
No
PASS
Yes
Yes
Figure 5. Data Polling Algorithm
相關(guān)PDF資料
PDF描述
A82DL1644TG-70I Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82DL16x4T(U) 16 Megabit (2Mx8 Bit/1Simultaneous Operation Flash Memory and 4M (256Kx16 Bit) S
A82DL1624UG-70 Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82DL16x4T(U) 16 Megabit (2Mx8 Bit/1Simultaneous Operation Flash Memory and 4M (256Kx16 Bit) S
A82DL1624UG-70F Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82DL16x4T(U) 16 Megabit (2Mx8 Bit/1Simultaneous Operation Flash Memory and 4M (256Kx16 Bit) S
A82DL1624UG-70I Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82DL16x4T(U) 16 Megabit (2Mx8 Bit/1Simultaneous Operation Flash Memory and 4M (256Kx16 Bit) S
A82DL1624UG-70IF Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82DL16x4T(U) 16 Megabit (2Mx8 Bit/1Simultaneous Operation Flash Memory and 4M (256Kx16 Bit) S
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A82DL1634TG-70IF 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82DL16x4T(U) 16 Megabit (2Mx8 Bit/1Simultaneous Operation Flash Memory and 4M (256Kx16 Bit) S
A82DL1634TG-70U 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82DL16x4T(U) 16 Megabit (2Mx8 Bit/1Simultaneous Operation Flash Memory and 4M (256Kx16 Bit) S
A82DL1634TG-70UF 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82DL16x4T(U) 16 Megabit (2Mx8 Bit/1Simultaneous Operation Flash Memory and 4M (256Kx16 Bit) S
A82DL1634UG-70 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82DL16x4T(U) 16 Megabit (2Mx8 Bit/1Simultaneous Operation Flash Memory and 4M (256Kx16 Bit) S
A82DL1634UG-70F 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82DL16x4T(U) 16 Megabit (2Mx8 Bit/1Simultaneous Operation Flash Memory and 4M (256Kx16 Bit) S
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*