參數(shù)資料
型號: A6809
廠商: Allegro MicroSystems, Inc.
英文描述: DABiC-IV, 10-BIT SERIAL-INPUT, LATCHED SOURCE DRIVERS
中文描述: 達比奇第四,10位串行輸入,鎖存源極驅(qū)動器
文件頁數(shù): 1/8頁
文件大小: 150K
代理商: A6809
DABiC-IV, 10-BIT SERIAL-INPUT,
LATCHED SOURCE DRIVERS
A6810xA
D
2
ABSOLUTE MAXIMUM RATINGS
at T
A
= 25
°
C
Logic Supply Voltage, V
DD
...................
7.0 V
Driver Supply Voltage, V
BB
...................
60 V
Continuous Output Current Range,
I
OUT
.........................
-40 mA to +15 mA
Input Voltage Range,
V
IN
.......................
-0.3 V to V
DD
+ 0.3 V
Package Power Dissipation,
P
D
........................................
See Graph
Operating Temperature Range, T
A
(Suffix ‘E–’) ..................
-40
°
C to +85
°
C
(Suffix ‘S–’) ..................
-20
°
C to +85
°
C
Storage Temperature Range,
T
S
...............................
-55
°
C to +125
°
C
Caution: These CMOS devices have input
static protection (Class 2) but are still
susceptible to damage if exposed to
extremely high static electrical charges.
The A6809– and A6810– devices combine 10-bit CMOS shift
registers, accompanying data latches and control circuitry with bipolar
sourcing outputs and pnp active pull downs. Designed primarily to
drive vacuum-fluorescent displays, the 60 V and -40 mA output ratings
also allow these devices to be used in many other peripheral power
driver applications. The A6809– and A6810– feature an increased data
input rate (compared with the older UCN/UCQ5810-F) and a con-
trolled output slew rate. The A6809xLW and A6810xLW are identical
except for pinout.
The CMOS shift register and latches allow direct interfacing with
microprocessor-based systems. With a 3.3 V or 5 V logic supply,
typical serial-data input rates are up to 33 MHz.
A CMOS serial data output permits cascade connections in applica-
tions requiring additional drive lines. Similar devices are avail-able as
the A6811– (12 bits), A6812– (20 bits), and A6818– (32 bits).
The A6809– and A6810– output source drivers are npn Darling-
tons, capable of sourcing up to 40 mA. The controlled output slew rate
reduces electromagnetic noise, which is an important consideration in
systems that include telecommunications and/or microprocessors and
to meet government emissions regulations. For inter-digit blanking, all
output drivers can be disabled and all sink drivers turned on with a
BLANKING input high. The pnp active pull-downs will sink at least
2.5 mA.
All devices are available in two temperature ranges for optimum
performance in commercial (suffix S-) or industrial (suffix E-) applica-
tions. The A6810– is provided in three package styles for through-hole
DIP (suffix -A), surface-mount SOIC (suffix -LW), or minimum-area
surface-mount PLCC (suffix -EP). The A6809– is provided in the
SOIC (suffix -LW) only. Copper lead frames, low logic-power dissi-
pation, and low output-saturation voltages allow all devices to source
25 mA from all outputs continuously over the maximum operating
temperature range.
FEATURES
I
Controlled Output Slew Rate
I
High-Speed Data Storage
I
60 V Minimum
Output Breakdown
I
High Data Input Rate
I
PNP Active Pull-Downs
Complete part number includes a suffix to identify operating
temperature range (E- or S-) and package type (-A, -EP, or -LW).
Always order by complete part number, e.g.,
A6810SLW
.
6809
AND
6810
I
Low Output-Saturation Voltages
I
Low-Power CMOS Logic
and Latches
I
Improved Replacements
for TL4810
, UCN5810
,
and UCQ5810
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
SERIAL
DATA OUT
LOAD
SUPPLY
SERIAL
DATA IN
BLANKING
LOGIC
SUPPLY
STROBE
GROUND
CLOCK
CLK
V
ST
BLNK
DD
BB
V
OUT
9
OUT
10
OUT
1
OUT
2
OUT
3
Dwg. PP-029
OUT
8
OUT
7
OUT
6
OUT
5
OUT
4
1
LATCHES
REGISTER
REGISTER
LATCHES
相關(guān)PDF資料
PDF描述
A6809ELW DABiC-IV, 10-BIT SERIAL-INPUT, LATCHED SOURCE DRIVERS
A6809SLW DABiC-IV, 10-BIT SERIAL-INPUT, LATCHED SOURCE DRIVERS
A6810 DABiC-IV, 10-BIT SERIAL-INPUT, LATCHED SOURCE DRIVER
A6810SLW DABiC-IV, 10-BIT SERIAL-INPUT, LATCHED SOURCE DRIVERS
A6810EA DABiC-IV, 10-BIT SERIAL-INPUT, LATCHED SOURCE DRIVERS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A6809ELW 制造商:ALLEGRO 制造商全稱:Allegro MicroSystems 功能描述:DABiC-IV, 10-BIT SERIAL-INPUT, LATCHED SOURCE DRIVERS
A6809SLW 制造商:ALLEGRO 制造商全稱:Allegro MicroSystems 功能描述:DABiC-IV, 10-BIT SERIAL-INPUT, LATCHED SOURCE DRIVERS
A680J15C0GF5TAA 功能描述:CAP CER 68PF 50V 5% NP0 AXIAL RoHS:是 類別:電容器 >> 陶瓷 系列:單軸 標(biāo)準(zhǔn)包裝:4,000 系列:- 電容:1000pF 電壓 - 額定:50V 容差:±10% 溫度系數(shù):X7R 安裝類型:表面貼裝,MLCC 工作溫度:-55°C ~ 125°C 應(yīng)用:自動 額定值:AEC-Q200 封裝/外殼:0805(2012 公制) 尺寸/尺寸:0.079" L x 0.047" W(2.00mm x 1.20mm) 高度 - 座高(最大):- 厚度(最大):- 引線間隔:- 特點:- 包裝:帶卷 (TR) 引線型:-
A680J15C0GF5UAA 功能描述:CAP CER 68PF 50V 5% NP0 AXIAL RoHS:是 類別:電容器 >> 陶瓷 系列:單軸 標(biāo)準(zhǔn)包裝:4,000 系列:- 電容:1000pF 電壓 - 額定:50V 容差:±10% 溫度系數(shù):X7R 安裝類型:表面貼裝,MLCC 工作溫度:-55°C ~ 125°C 應(yīng)用:自動 額定值:AEC-Q200 封裝/外殼:0805(2012 公制) 尺寸/尺寸:0.079" L x 0.047" W(2.00mm x 1.20mm) 高度 - 座高(最大):- 厚度(最大):- 引線間隔:- 特點:- 包裝:帶卷 (TR) 引線型:-
A680J15C0GH5TAA 功能描述:CAP CER 68PF 100V 5% AXIAL RoHS:是 類別:電容器 >> 陶瓷 系列:單軸 標(biāo)準(zhǔn)包裝:4,000 系列:- 電容:1000pF 電壓 - 額定:50V 容差:±10% 溫度系數(shù):X7R 安裝類型:表面貼裝,MLCC 工作溫度:-55°C ~ 125°C 應(yīng)用:自動 額定值:AEC-Q200 封裝/外殼:0805(2012 公制) 尺寸/尺寸:0.079" L x 0.047" W(2.00mm x 1.20mm) 高度 - 座高(最大):- 厚度(最大):- 引線間隔:- 特點:- 包裝:帶卷 (TR) 引線型:-