- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375149 > A63P0636E-2.8F (AMIC Technology Corporation) 1M X 36 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output PDF資料下載
參數(shù)資料
| 型號： | A63P0636E-2.8F |
| 廠商： | AMIC Technology Corporation |
| 元件分類： | 通用總線功能 |
| 英文描述： | 1M X 36 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output |
| 中文描述： | 100萬米鼠36位同步高的Burst計數(shù)器和流水線數(shù)據(jù)輸出高速SRAM |
| 文件頁數(shù)： | 12/17頁 |
| 文件大?。?/td> | 257K |
| 代理商： | A63P0636E-2.8F |
A63P0636
PRELIMINARY
(July, 2005, Version 0.0)
11
AMIC Technology, Corp.
Timing Waveforms
CLK
ADSP
ADSC
ADDRESS
A1
A2
A3
GW,BWE
BW1-BW4
CE
(NOTE *2)
ADV
OE
Q(A1)
Q(A2)
Q(A2+1)
Q(A2+2)
Q(A2+3)
Q(A2)
Q(A2+1)
High-Z
DOUT
t
KQLZ
(NOTE *3)
t
KQ
Single READ
t
OEHZ
t
OELZ
t
OEQ
t
KQX
t
KQ
Burst wraps around
to its initial state
t
KQHZ
BURST READ
Delselected
cycle
Burst continued with
new base address
ADV suspends
burst
t
ADVH
t
ADVS
t
CEH
t
CES
t
WH
t
WS
t
AH
t
AS
t
ADSH
t
ADSS
t
ADSH
t
ADSS
t
KL
t
KH
t
KC
(NOTE *4)
Q(A3)
(NOTE *1)
Read Timing
Notes:
*1. Q(A2) refers to output from address A2. Q(A2+1) refers to output from the internal burst address immediately
following A2.
*2. Timing for CE2 and CE2 is identical to that for CE . As shown in this diagram, when CE is LOW, CE2 is
LOW and CE2 is HIGH. When CE is HIGH, CE2 is HIGH and CE2 is LOW.
*3. Timing shown assumes that the device was not enabled before entering this sequence. OE does not cause Q to
be driven until after the rising edge of the following clock.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| A63P0636E-3.5 | 1M X 36 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output |
| A63P0636E-3.5F | 1M X 36 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output |
| A63P0636E-3.8 | ECONOLINE: RB & RA - Dual Output from a Single Input Rail- Power Sharing on Output- Industry Standard Pinout- 1kVDC & 2kVDC Isolation- Custom Solutions Available- UL94V-0 Package Material- Efficiency to 85% |
| A63P0636E-3.8F | 1M X 36 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output |
| A63P0636E-2.6 | 1M X 36 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| A63P0636E-3.2 | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:1M X 36 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output |
| A63P0636E-3.2F | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:1M X 36 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output |
| A63P0636E-3.5 | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:1M X 36 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output |
| A63P0636E-3.5F | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:1M X 36 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output |
| A63P0636E-3.8 | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:1M X 36 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。