Table 2-37 A54SX72A Timing Characteristics (Worst-Case Commercial Conditions V <ins id="ot6kb"></ins>
  • <tr id="ot6kb"><form id="ot6kb"></form></tr>
    • <label id="ot6kb"><dfn id="ot6kb"><pre id="ot6kb"></pre></dfn></label>
      <thead id="ot6kb"><ul id="ot6kb"></ul></thead>
      <nobr id="ot6kb"></nobr>
      <small id="ot6kb"></small>
    • 參數(shù)資料
      型號(hào): A54SX32A-1BGG329
      廠商: Microsemi SoC
      文件頁(yè)數(shù): 72/108頁(yè)
      文件大?。?/td> 0K
      描述: IC FPGA SX 48K GATES 329-BGA
      標(biāo)準(zhǔn)包裝: 27
      系列: SX-A
      LAB/CLB數(shù): 2880
      輸入/輸出數(shù): 249
      門(mén)數(shù): 48000
      電源電壓: 2.25 V ~ 5.25 V
      安裝類型: 表面貼裝
      工作溫度: 0°C ~ 70°C
      封裝/外殼: 329-BBGA
      供應(yīng)商設(shè)備封裝: 329-PBGA(31x31)
      SX-A Family FPGAs
      2- 46
      v5.3
      Table 2-37 A54SX72A Timing Characteristics
      (Worst-Case Commercial Conditions VCCA = 2.25 V, VCCI = 3.0 V, TJ = 70°C)
      Parameter
      Description
      –3 Speed*
      –2 Speed
      –1 Speed
      Std. Speed
      –F Speed
      Units
      Min. Max. Min. Max. Min. Max. Min. Max. Min. Max.
      Dedicated (Hardwired) Array Clock Networks
      tHCKH
      Input Low to High
      (Pad to R-cell Input)
      1.6
      1.9
      2.1
      2.5
      3.8
      ns
      tHCKL
      Input High to Low
      (Pad to R-cell Input)
      1.7
      1.9
      2.1
      2.5
      3.8
      ns
      tHPWH
      Minimum Pulse Width High
      1.5
      1.7
      2.0
      2.3
      3.2
      ns
      tHPWL
      Minimum Pulse Width Low
      1.5
      1.7
      2.0
      2.3
      3.2
      ns
      tHCKSW
      Maximum Skew
      1.4
      1.6
      1.8
      2.1
      3.3
      ns
      tHP
      Minimum Period
      3.0
      3.4
      4.0
      4.6
      6.4
      ns
      fHMAX
      Maximum Frequency
      333
      294
      250
      217
      156
      MHz
      Routed Array Clock Networks
      tRCKH
      Input Low to High (Light Load)
      (Pad to R-cell Input)
      2.2
      2.6
      2.9
      3.4
      4.8
      ns
      tRCKL
      Input High to Low (Light Load)
      (Pad to R-cell Input)
      2.8
      3.3
      3.7
      4.3
      6.0
      ns
      tRCKH
      Input Low to High (50% Load)
      (Pad to R-cell Input)
      2.4
      2.8
      3.2
      3.7
      5.2
      ns
      tRCKL
      Input High to Low (50% Load)
      (Pad to R-cell Input)
      2.9
      3.4
      3.8
      4.5
      6.2
      ns
      tRCKH
      Input Low to High (100% Load)
      (Pad to R-cell Input)
      2.6
      3.0
      3.4
      4.0
      5.6
      ns
      tRCKL
      Input High to Low (100% Load)
      (Pad to R-cell Input)
      3.1
      3.6
      4.1
      4.8
      6.7
      ns
      tRPWH
      Minimum Pulse Width High
      1.5
      1.7
      2.0
      2.3
      3.2
      ns
      tRPWL
      Minimum Pulse Width Low
      1.5
      1.7
      2.0
      2.3
      3.2
      ns
      tRCKSW
      Maximum Skew (Light Load)
      1.9
      2.2
      2.5
      3
      4.1
      ns
      tRCKSW
      Maximum Skew (50% Load)
      1.9
      2.1
      2.4
      2.8
      3.9
      ns
      tRCKSW
      Maximum Skew (100% Load)
      1.9
      2.1
      2.4
      2.8
      3.9
      ns
      Quadrant Array Clock Networks
      tQCKH
      Input Low to High (Light Load)
      (Pad to R-cell Input)
      1.3
      1.5
      1.7
      1.9
      2.7
      ns
      tQCHKL
      Input High to Low (Light Load)
      (Pad to R-cell Input)
      1.3
      1.5
      1.7
      2
      2.8
      ns
      tQCKH
      Input Low to High (50% Load)
      (Pad to R-cell Input)
      1.5
      1.7
      1.9
      2.2
      3.1
      ns
      tQCHKL
      Input High to Low (50% Load)
      (Pad to R-cell Input)
      1.5
      1.8
      2
      2.3
      3.2
      ns
      Note: *All –3 speed grades have been discontinued.
      相關(guān)PDF資料
      PDF描述
      A54SX72A-FFG256 IC FPGA SX-A 108K 256-FBGA
      A54SX72A-FFGG256 IC FPGA SX-A 108K 256-FBGA
      AGL600V5-CS281I IC FPGA 1KB FLASH 600K 281-CSP
      M1AGL600V5-CSG281I IC FPGA 1KB FLASH 600K 281-CSP
      M1AGL600V5-CS281I IC FPGA 1KB FLASH 600K 281-CSP
      相關(guān)代理商/技術(shù)參數(shù)
      參數(shù)描述
      A54SX32A-1BGG329I 功能描述:IC FPGA SX 48K GATES 329-BGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門(mén)陣列) 系列:SX-A 產(chǎn)品培訓(xùn)模塊:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 特色產(chǎn)品:Cyclone? IV FPGAs 標(biāo)準(zhǔn)包裝:60 系列:CYCLONE® IV GX LAB/CLB數(shù):9360 邏輯元件/單元數(shù):149760 RAM 位總計(jì):6635520 輸入/輸出數(shù):270 門(mén)數(shù):- 電源電壓:1.16 V ~ 1.24 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FBGA(23x23)
      A54SX32A-1BGG329M 制造商:Microsemi Corporation 功能描述:FPGA SX-A 32K GATES 1800 CELLS 278MHZ 0.25UM/0.22UM 2.5V 329 - Trays 制造商:Microsemi Corporation 功能描述:IC FPGA 48K GATES 329PBGA
      A54SX32A-1CQ208 功能描述:IC FPGA SX 48K GATES 208-CQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門(mén)陣列) 系列:SX-A 標(biāo)準(zhǔn)包裝:1 系列:ProASICPLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):- RAM 位總計(jì):129024 輸入/輸出數(shù):248 門(mén)數(shù):600000 電源電壓:2.3 V ~ 2.7 V 安裝類型:表面貼裝 工作溫度:- 封裝/外殼:352-BFCQFP,帶拉桿 供應(yīng)商設(shè)備封裝:352-CQFP(75x75)
      A54SX32A-1CQ208B 功能描述:IC FPGA SX 48K GATES 208-CQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門(mén)陣列) 系列:SX-A 標(biāo)準(zhǔn)包裝:1 系列:ProASICPLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):- RAM 位總計(jì):129024 輸入/輸出數(shù):248 門(mén)數(shù):600000 電源電壓:2.3 V ~ 2.7 V 安裝類型:表面貼裝 工作溫度:- 封裝/外殼:352-BFCQFP,帶拉桿 供應(yīng)商設(shè)備封裝:352-CQFP(75x75)
      A54SX32A-1CQ208M 制造商:Microsemi Corporation 功能描述:FPGA SX-A Family 32K Gates 1800 Cells 278MHz 0.25um Technology 2.5V 208-Pin CQFP 制造商:Microsemi Corporation 功能描述:FPGA SX-A 32K GATES 1800 CELLS 278MHZ 0.25UM/0.22UM 2.5V 208 - Trays 制造商:Microsemi Corporation 功能描述:IC FPGA 48K GATES 208CQFP 制造商:Microsemi Corporation 功能描述:IC FPGA 174 I/O 208CQFP