Table 1-4 Recommended Operating Conditions Parameter Commercial Industrial Military Units Temperature Range* 0 to + " />
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉(h脿o)锛� A54SX32-1CQ256M
寤犲晢锛� Microsemi SoC
鏂囦欢闋�(y猫)鏁�(sh霉)锛� 4/64闋�(y猫)
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC FPGA SX 48K GATES 256-CQFP
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 1
绯诲垪锛� SX
LAB/CLB鏁�(sh霉)锛� 2880
杓稿叆/杓稿嚭鏁�(sh霉)锛� 203
闁€鏁�(sh霉)锛� 48000
闆绘簮闆诲锛� 3 V ~ 3.6 V锛�4.75 V ~ 5.25 V
瀹夎椤炲瀷锛� 琛ㄩ潰璨艰
宸ヤ綔婧害锛� -55°C ~ 125°C
灏佽/澶栨锛� 256-BFCQFP 瑁搁湶鐒婄洡鍜屾媺妗�
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 256-CQFP锛�75x75锛�
SX Family FPGAs
1- 8
v3.2
Table 1-4
Recommended Operating Conditions
Parameter
Commercial
Industrial
Military
Units
Temperature Range*
0 to + 70
鈥�40 to + 85
鈥�55 to +125
掳C
3.3 V Power Supply Tolerance
卤10
%VCC
5.0 V Power Supply Tolerance
卤5
卤10
%VCC
Note: *Ambient temperature (TA) is used for commercial and industrial; case temperature (TC) is used for military.
Table 1-5
Electrical Specifications
Commercial
Industrial
Units
Symbol
Parameter
Min.
Max.
Min.
Max.
VOH
(IOH = 鈥�20 A) (CMOS)
(IOH = 鈥�8 mA) (TTL)
(IOH = 鈥�6 mA) (TTL)
(VCCI 鈥� 0.1)
2.4
VCCI
(VCCI 鈥� 0.1)
2.4
VCCI
V
VOL
(IOL= 20 A) (CMOS)
(IOL = 12 mA) (TTL)
(IOL = 8 mA) (TTL)
0.10
0.50
V
VIL
0.8
V
VIH
2.0
V
tR, tF
Input Transition Time tR, tF
50
ns
CIO
CIO I/O Capacitance
10
pF
ICC
Standby Current, ICC
4.0
mA
ICC(D)
ICC(D) IDynamic VCC Supply Current
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
11LC160T-I/MS IC EEPROM 16KBIT 100KHZ 8MSOP
EP2S90F1020C3 IC STRATIX II FPGA 90K 1020-FBGA
EP4SGX110HF35I4 IC STRATIX IV FPGA 110K 1152FBGA
ACM36DTMT-S664 CONN EDGECARD 72POS R/A .156
EP4SGX110DF29I3 IC STRATIX IV FPGA 110K 780FBGA
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
A54SX32-1PQ208 鍔熻兘鎻忚堪:IC FPGA SX 48K GATES 208-PQFP RoHS:鍚� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 宓屽叆寮� - FPGA锛堢従(xi脿n)鍫�(ch菐ng)鍙法绋嬮杸闄e垪锛� 绯诲垪:SX 鐢�(ch菐n)鍝佸煿瑷�(x霉n)妯″:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 鐗硅壊鐢�(ch菐n)鍝�:Cyclone? IV FPGAs 妯�(bi膩o)婧�(zh菙n)鍖呰:60 绯诲垪:CYCLONE® IV GX LAB/CLB鏁�(sh霉):9360 閭忚集鍏冧欢/鍠厓鏁�(sh霉):149760 RAM 浣嶇附瑷�(j矛):6635520 杓稿叆/杓稿嚭鏁�(sh霉):270 闁€鏁�(sh霉):- 闆绘簮闆诲:1.16 V ~ 1.24 V 瀹夎椤炲瀷:琛ㄩ潰璨艰 宸ヤ綔婧害:0°C ~ 85°C 灏佽/澶栨:484-BGA 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:484-FBGA锛�23x23锛�
A54SX32-1PQ208I 鍔熻兘鎻忚堪:IC FPGA SX 48K GATES 208-PQFP RoHS:鍚� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 宓屽叆寮� - FPGA锛堢従(xi脿n)鍫�(ch菐ng)鍙法绋嬮杸闄e垪锛� 绯诲垪:SX 鐢�(ch菐n)鍝佸煿瑷�(x霉n)妯″:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 鐗硅壊鐢�(ch菐n)鍝�:Cyclone? IV FPGAs 妯�(bi膩o)婧�(zh菙n)鍖呰:60 绯诲垪:CYCLONE® IV GX LAB/CLB鏁�(sh霉):9360 閭忚集鍏冧欢/鍠厓鏁�(sh霉):149760 RAM 浣嶇附瑷�(j矛):6635520 杓稿叆/杓稿嚭鏁�(sh霉):270 闁€鏁�(sh霉):- 闆绘簮闆诲:1.16 V ~ 1.24 V 瀹夎椤炲瀷:琛ㄩ潰璨艰 宸ヤ綔婧害:0°C ~ 85°C 灏佽/澶栨:484-BGA 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:484-FBGA锛�23x23锛�
A54SX32-1PQ208M 鍔熻兘鎻忚堪:IC FPGA SX 48K GATES 208-PQFP RoHS:鍚� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 宓屽叆寮� - FPGA锛堢従(xi脿n)鍫�(ch菐ng)鍙法绋嬮杸闄e垪锛� 绯诲垪:SX 妯�(bi膩o)婧�(zh菙n)鍖呰:1 绯诲垪:ProASICPLUS LAB/CLB鏁�(sh霉):- 閭忚集鍏冧欢/鍠厓鏁�(sh霉):- RAM 浣嶇附瑷�(j矛):129024 杓稿叆/杓稿嚭鏁�(sh霉):248 闁€鏁�(sh霉):600000 闆绘簮闆诲:2.3 V ~ 2.7 V 瀹夎椤炲瀷:琛ㄩ潰璨艰 宸ヤ綔婧害:- 灏佽/澶栨:352-BFCQFP锛屽付鎷夋】 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:352-CQFP锛�75x75锛�
A54SX32-1PQG208 鍔熻兘鎻忚堪:IC FPGA SX 48K GATES 208-PQFP RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 宓屽叆寮� - FPGA锛堢従(xi脿n)鍫�(ch菐ng)鍙法绋嬮杸闄e垪锛� 绯诲垪:SX 鐢�(ch菐n)鍝佸煿瑷�(x霉n)妯″:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 鐗硅壊鐢�(ch菐n)鍝�:Cyclone? IV FPGAs 妯�(bi膩o)婧�(zh菙n)鍖呰:60 绯诲垪:CYCLONE® IV GX LAB/CLB鏁�(sh霉):9360 閭忚集鍏冧欢/鍠厓鏁�(sh霉):149760 RAM 浣嶇附瑷�(j矛):6635520 杓稿叆/杓稿嚭鏁�(sh霉):270 闁€鏁�(sh霉):- 闆绘簮闆诲:1.16 V ~ 1.24 V 瀹夎椤炲瀷:琛ㄩ潰璨艰 宸ヤ綔婧害:0°C ~ 85°C 灏佽/澶栨:484-BGA 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:484-FBGA锛�23x23锛�
A54SX32-1PQG208I 鍔熻兘鎻忚堪:IC FPGA SX 48K GATES 208-PQFP RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 宓屽叆寮� - FPGA锛堢従(xi脿n)鍫�(ch菐ng)鍙法绋嬮杸闄e垪锛� 绯诲垪:SX 鐢�(ch菐n)鍝佸煿瑷�(x霉n)妯″:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 鐗硅壊鐢�(ch菐n)鍝�:Cyclone? IV FPGAs 妯�(bi膩o)婧�(zh菙n)鍖呰:60 绯诲垪:CYCLONE® IV GX LAB/CLB鏁�(sh霉):9360 閭忚集鍏冧欢/鍠厓鏁�(sh霉):149760 RAM 浣嶇附瑷�(j矛):6635520 杓稿叆/杓稿嚭鏁�(sh霉):270 闁€鏁�(sh霉):- 闆绘簮闆诲:1.16 V ~ 1.24 V 瀹夎椤炲瀷:琛ㄩ潰璨艰 宸ヤ綔婧害:0°C ~ 85°C 灏佽/澶栨:484-BGA 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:484-FBGA锛�23x23锛�