參數(shù)資料
型號: A49FL004TL-33
廠商: AMIC Technology Corporation
英文描述: 4 Mbit CMOS 3.3Volt-only Firmware Hub/LPC Flash Memory
中文描述: 4兆位的CMOS 3.3Volt只固件集線器/ LPC快閃記憶體
文件頁數(shù): 9/36頁
文件大?。?/td> 713K
代理商: A49FL004TL-33
A49FL004
PRELIMINARY (September, 2005, Version 0.0)
8
AMIC Technology, Corp.
Table 3: FWH Write Cycle
Figure 5: FWH Write Waveforms
CLK
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
START
IDSEL
IMADDR
IMSIZE
TAR0
TAR1
RSYNC
DATA
TAR0
TAR1
FWH4
FWH[3:0]
Clock
Cycle
Field
FWH[3:0]
Direction
Descriptions
1
START
1101
IN
Start of Cycle: “1101b” to indicate the start of a memory write cycle.
FWH4 must be active (low) for the part to respond. Only the last
start field (before FWH4 transitioning high) should be recognized.
The START field contents indicate an FWH write cycle.
2
IDSEL
0000 to 1111
IN
ID Select Cycle: Indicates which FWH device should respond. If the
IDSEL field matches the value set on ID[3:0] pins, then the particular
FWH device will respond to subsequent commands.
3-9
IMADDR
YYYY
IN
Address Cycle: This is the 28-bit memory address. The addressed
transfer most-significant nibble first and least-significant nibble last.
(i.e., a27-24 on FWH[3:0] first, and A3-A0 on FWH[3:0] last).
10
IMSIZE
0000
IN
Memory Size Cycle: Indicates how many bytes will be or transferred
during multi-byte operations. The A49FL004 only supports “0000b”
for one byte operation.
11-12
DATA
YYYY
IN
Data Cycles: The 8-bits data transferred with least-significant nibble
first and most-significant nibble last. (i.e., I/O
3
– I/O
0
on FWH[3:0]
first, then I/O
7
– I/O
4
on FWH[3:0] last).
13
TAR0
1111
IN
then Float
Turn-Around cycle 0: The master (Intel ICH) has driven the bus to
all”1”s and then float the bus.
14
TAR1
1111
(Float)
Float
then OUT
Turn-Around cycle 1: The device takes control of the bus during this
cycle.
15
RSYNC
0000
(Ready)
OUT
Ready Sync: The FWH device indicates that it has received the data
or command.
16
TAR0
1111
OUT
then Float
Turn-Around cycle 0: The FWH device has driven the bus to all “1”s
and then float the bus.
17
TAR1
1111
(Float)
Float
then IN
Turn-Around cycle 1: The master (Intel ICH) resumes control of the
bus during this cycle.
相關(guān)PDF資料
PDF描述
A49FL004TL-33F 4 Mbit CMOS 3.3Volt-only Firmware Hub/LPC Flash Memory
A49FL004TX-33 4 Mbit CMOS 3.3Volt-only Firmware Hub/LPC Flash Memory
A49LF004TX-33C 4 Mbit CMOS 3.3Volt-only Firmware Hub Flash Memory
A49LF004TL-33C 4 Mbit CMOS 3.3Volt-only Firmware Hub Flash Memory
A49LF004 4 Mbit CMOS 3.3Volt-only Firmware Hub Flash Memory
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A49FL004TL-33F 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:4 Mbit CMOS 3.3Volt-only Firmware Hub/LPC Flash Memory
A49FL004TX-33 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:4 Mbit CMOS 3.3Volt-only Firmware Hub/LPC Flash Memory
A49FL004TX-33F 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:4 Mbit CMOS 3.3Volt-only Firmware Hub/LPC Flash Memory
A49LF004 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:4 Mbit CMOS 3.3Volt-only Firmware Hub Flash Memory
A49LF004TL-33C 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:4 Mbit CMOS 3.3Volt-only Firmware Hub Flash Memory