- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375142 > A45L9332AF-7 (AMIC Technology Corporation) 256K X 32 Bit X 2 Banks Synchronous Graphic RAM PDF資料下載
參數(shù)資料
| 型號： | A45L9332AF-7 |
| 廠商： | AMIC Technology Corporation |
| 英文描述： | 256K X 32 Bit X 2 Banks Synchronous Graphic RAM |
| 中文描述： | 256 × 32位× 2銀行同步圖形內(nèi)存 |
| 文件頁數(shù)： | 18/55頁 |
| 文件大?。?/td> | 1255K |
| 代理商： | A45L9332AF-7 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當(dāng)前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁
Device Operations (continued)
A45L9332A Series
PRELIMINARY
(October, 2001, Version 0.1)
17
AMIC Technology, Inc.
Write Per Bit
Write per bit (i.e. I/O mask mode) for SGRAM is a function
that selectively masks bits of data being written to the
devices. The mask is stored in an internal register and
applied to each bit of data written when enabled. Bank
active command with DSF = High enabled write per bit
operations is stored in the mask register accessed by
SWCBR (Special Mode Register Set Command). When a
mask bit = 1, the associated data bit is written when a write
command is executed and write per bit has been enabled
for the bank being written. When a mask bit = 0, the
associated data bit is unaltered when a write command is
executed and the write per bit has been enabled for the
bank being written. No additional timing conditions are
required for write per bit operations. Write per bit writes can
be either single write, burst writes or block writes. DQM
masking is the same for write per bit and non-WPB write.
Block Write
Block write is a feature allowing the simultaneous writing of
consecutive 8 columns of data within a RAM device during
a single access cycle. During block write the data to be
written comes from an internal “color” register and DQ I/O
pins are used for independent column selection. The block
of column to be written is aligned on 8 column boundaries
and is defined by the column address with the 3 LSB’s
ignored. Write command with DSF = 1enables block write
for the associated bank. A write command with DSF = 0
enables normal write for the associated bank. The block
width is 8 column where column = “n” bits for by “n” part.
The color register is the same width as the data port of the
chip. It is written via a SWCBR where data present on the
DQ pin is to be coupled into the internal color register. The
color register provides the data masked by the DQ column
select, WPB mask (If enabled), and DQM byte mask.
Column data masking (Pixel masking) is provided on an
individual column basis for each byte of data. The column
mask is driven on the DQ pins during a block write
command. The DQ column mask function is segmented on
a per bit basis (i.e. DQ[0:7] provides the column mask for
data bits[0:7], DQ[8:15] provides the column mask for data
bits[8:15], DQ0 masks column[0] for data bits[0:7], DQ9
masks column [1] for data its [8:15], etc). Block writes are
always non-burst, independent of the burst length that has
been programmed into the mode register. Back to back
block writes are allowed provided that the specified block
write cycle time (t
BWC
) is satisfied. If write per bit was
enabled by the bank active command with DSF = 1, then
write per bit masking of the color register data is enabled.
If write per bit was disabled by a bank active command with
DSF = 0, the write per bit masking of the color register data
is disabled. DQM masking provides independent data byte
masking during block write exactly the same as it does
during normal write operations, except that the control is
extended to the consecutive 8 columns of the block write.
Timing Diagram to Illustrate t
BWC
High
1 CLK BW
1
0
2
Clock
CKE
CS
RAS
CAS
WE
DSF
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| A45L9332AF-8 | 256K X 32 Bit X 2 Banks Synchronous Graphic RAM |
| A45L9332AE-6 | 256K X 32 Bit X 2 Banks Synchronous Graphic RAM |
| A45L9332AE-7 | 256K X 32 Bit X 2 Banks Synchronous Graphic RAM |
| A45L9332AE-8 | 256K X 32 Bit X 2 Banks Synchronous Graphic RAM |
| A48P3616 | CAP 270PF 50V CERAMIC MONO 5% |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| A45L9332AF-8 | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:256K X 32 Bit X 2 Banks Synchronous Graphic RAM |
| A45L9332ASERIES | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:256K X 32 Bit X 2 Banks Synchronous Graphic RAM |
| A46 | 制造商:BRITOOL 功能描述:RATCHET 3/8" DRIVE 制造商:RAACO 功能描述:TOOL CASE A46 21 DIVIDERS BLK/SIL 制造商:RAACO 功能描述:TOOL CASE, A46, 21 DIVIDERS, BLK/SIL |
| A-4600 | 制造商:Jonard Industries 功能描述:INSERTION TOOL CONTACT SIZE 12 制造商:Jonard Industries 功能描述:TOOLS, INSERTION; For Use With:MIL-C-26482, MIL-C-26500 Connectors; Color:Yellow; Wire Size (AWG):12AWG ;RoHS Compliant: Yes |
| A46063-000 | 制造商:TE Connectivity 功能描述:VARISTOR 68VDC 14MM STRGT LEAD 制造商:TE Connectivity 功能描述:VARISTOR 68V 1KA DISC 14MM 制造商:TE CONNECTIVITY RAYCHEM-POLYSWITCH 功能描述:Var MOV 40VAC 56VDC 1000A 68V Thru-Hole T/R |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。