參數(shù)資料
型號: A43L2616V-7VF
廠商: AMIC Technology Corporation
英文描述: 1M X 16 Bit X 4 Banks Synchronous DRAM
中文描述: 100萬× 16位× 4個銀行同步DRAM
文件頁數(shù): 35/41頁
文件大小: 1053K
代理商: A43L2616V-7VF
A43L2616
(September, 2004, Version 3.1)
34
AMIC Technology, Corp.
Self Refresh Entry & Exit Cycle
* Note : TO ENTER SELF REFRESH MODE
1.
CS
,
RAS
&
CAS
with CKE should be low at the same clock cycle.
2. After 1 clock cycle, all the inputs including the system clock can be don’t care except for CKE.
3. The device remains in self refresh mode as long as CKE stays “Low”.
(cf.) Once the device enters self refresh mode, minimum tRAS is required before exit from self refresh.
TO EXIT SELF REFRESH MODE
4. System clock restart and be stable before returning CKE high.
5.
CS
starts from high.
6. Minimum tRC is required after CKE going high to complete self refresh exit.
7. 4K cycle of burst auto refresh is required before self refresh entry and after self refresh exit.
If the system uses burst refresh.
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
CLOCK
CKE
CS
RAS
CAS
ADDR
BS0, BS1
: Don't care
A10/AP
WE
Self Refresh Exit
Auto Refresh
DQM
DQ
Self Refresh Entry
t
SS
* Note 4
* Note 1
~
RC
min.
~
~
~
~
* Note 3
* Note 2
~
t
SS
* Note 6
~
~
* Note 5
~
~
* Note 7
* Note 7
~
~
~
~
~
~
~
~
~
~
~
~
~
~
~
~
~
~
~
~
~
~
~
~
~
~
~
~
Hi-Z
Hi-Z
相關PDF資料
PDF描述
A43L2632 1M X 32 Bit X 4 Banks Synchronous DRAM
A43L2632V-6 1M X 32 Bit X 4 Banks Synchronous DRAM
A43L2632V-7 1M X 32 Bit X 4 Banks Synchronous DRAM
A43L3616 2M X 16 Bit X 4 Banks Synchronous DRAM
A43L3616V-6 2M X 16 Bit X 4 Banks Synchronous DRAM
相關代理商/技術參數(shù)
參數(shù)描述
A43L2616V-95I 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:1M X 16 Bit X 4 Banks Synchronous DRAM
A43L2632 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:1M X 32 Bit X 4 Banks Synchronous DRAM
A43L2632G-75I 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:1M X 16 Bit X 4 Banks Synchronous DRAM
A43L2632G-95I 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:1M X 16 Bit X 4 Banks Synchronous DRAM
A43L2632V-6 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:1M X 32 Bit X 4 Banks Synchronous DRAM