參數(shù)資料
型號(hào): A43E16161V-95F
廠(chǎng)商: AMIC Technology Corporation
英文描述: XTAL MTL SMT HC49/USM
中文描述: 100萬(wàn)× 16位× 2銀行低功耗同步DRAM
文件頁(yè)數(shù): 8/46頁(yè)
文件大小: 1314K
代理商: A43E16161V-95F
A43E16161
PRELIMINARY
(August, 2005, Version 0.0)
7
AMIC Technology, Corp.
Operating AC Parameter
(AC operating conditions unless otherwise noted)
Version
Symbol
Parameter
-75
-95
Unit
Note
t
RRD(min)
Row active to row active delay
15
19
ns
1
t
RCD(min)
RAS to
CAS
delay
20
24
ns
1
t
RP(min)
Row precharge time
20
24
ns
1
t
RAS(min)
50
50
ns
1
t
RAS(max)
Row active time
100
100
μ
s
t
RC(min)
Row cycle time
72.5
74
ns
1
t
CDL(min)
Last data in new col. Address delay
7.5
9.5
ns
2
t
RDL(min)
Last data in row precharge
15
15
ns
2
t
BDL(min)
Last data in to burst stop
7.5
9.5
ns
2
t
CCD(min)
Col. Address to col. Address delay
7.5
9.5
ns
Note:
1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and
then rounding off to the next higher integer.
2. Minimum delay is required to complete write.
相關(guān)PDF資料
PDF描述
A43E16161V-95UF 1M X 16 Bit X 2 Banks Low Power Synchronous DRAM
A43E26161V-95U 1M X 16 BIT X 4 BANKS LOW POWER SYNCHRONOUS DRAM
A43E26161 1M X 16 BIT X 4 BANKS LOW POWER SYNCHRONOUS DRAM
A43E26161G-95 1M X 16 BIT X 4 BANKS LOW POWER SYNCHRONOUS DRAM
A43E26161G-95F 1M X 16 BIT X 4 BANKS LOW POWER SYNCHRONOUS DRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A43E16161V-95UF 制造商:AMICC 制造商全稱(chēng):AMIC Technology 功能描述:1M X 16 Bit X 2 Banks Low Power Synchronous DRAM
A43E1616G-75I 制造商:AMICC 制造商全稱(chēng):AMIC Technology 功能描述:1M X 16 Bit X 4 Banks Synchronous DRAM
A43E1616G-95I 制造商:AMICC 制造商全稱(chēng):AMIC Technology 功能描述:1M X 16 Bit X 4 Banks Synchronous DRAM
A43E1616V-75I 制造商:AMICC 制造商全稱(chēng):AMIC Technology 功能描述:1M X 16 Bit X 4 Banks Synchronous DRAM
A43E1616V-95I 制造商:AMICC 制造商全稱(chēng):AMIC Technology 功能描述:1M X 16 Bit X 4 Banks Synchronous DRAM