- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375139 > A43E06161V (AMIC Technology Corporation) 512K X 16 Bit X 2 Banks Synchronous DRAM PDF資料下載
參數(shù)資料
| 型號： | A43E06161V |
| 廠商： | AMIC Technology Corporation |
| 英文描述： | 512K X 16 Bit X 2 Banks Synchronous DRAM |
| 中文描述： | 為512k × 16位× 2銀行同步DRAM |
| 文件頁數(shù)： | 34/46頁 |
| 文件大?。?/td> | 1289K |
| 代理商： | A43E06161V |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁當(dāng)前第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁
A43E06161
PRELIMINARY (July, 2005, Version 0.1)
33
AMIC Technology, Corp.
Write Interrupted by Precharge Command & Write Burst Stop Cycle (@ Burst Length = Full Page)
High
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
CLOCK
CKE
CS
RAS
CAS
ADDR
BA
Row Active
(A-Bank)
: Don't care
RAa
A10/AP
CAa
RAa
WE
DQM
DAa4
DAa3
DAa1
DAa2
DAb0
DAb1
DAb2
DAb3
DQ
Precharge
(A-Bank)
Write
(A-Bank)
CAb
Write
(A-Bank)
Burst Stop
* Note 1
* Note 1
* Note 2
DAa0
DAb4
DAb5
t
RDL
t
BDL
* Note 3
* Note : 1. At full page mode, burst is wrap-around at the end of burst. So auto precharge is impossible.
2. Data-in at the cycle of burst stop command cannot be written into corresponding memory cell.
It is defined by AC parameter of tBDL(=1CLK).
3. Data-in at the cycle of interrupted by precharge cannot be written into the corresponding memory cell.
It is defined by AC parameter of tRDL(=2CLK).
DQM at write interrupted by precharge command is needed to ensure tRDL of 2CLK.
DQM should mask invalid input data on precharge command cycle when asserting precharge before end of burst.
Input data after Row precharge cycle will be masked internally.
4. Burst stop is valid only at every burst length.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| A43E06161V-75 | 512K X 16 Bit X 2 Banks Synchronous DRAM |
| A43E06161V-75F | Switch Guard; For Use With:2 Position Toggle Switches; Features:MIL-G-7703 Approved, MS25224-1; Leaded Process Compatible:No; Peak Reflow Compatible (260 C):No; Accessory Type:Switch Guard RoHS Compliant: No |
| A43E06161V-75U | 512K X 16 Bit X 2 Banks Synchronous DRAM |
| A43E06161V-75UF | 512K X 16 Bit X 2 Banks Synchronous DRAM |
| A43E06161V-95 | Switch Guard; For Use With:2 Position Toggle Switches; Features:Flush Mount; Leaded Process Compatible:No; Peak Reflow Compatible (260 C):No; Accessory Type:Switch Guard RoHS Compliant: No |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| A43E06161V-75 | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:512K X 16 Bit X 2 Banks Synchronous DRAM |
| A43E06161V-75F | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:512K X 16 Bit X 2 Banks Synchronous DRAM |
| A43E06161V-75U | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:512K X 16 Bit X 2 Banks Synchronous DRAM |
| A43E06161V-75UF | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:512K X 16 Bit X 2 Banks Synchronous DRAM |
| A43E06161V-95 | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:512K X 16 Bit X 2 Banks Synchronous DRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。