- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375139 > A43E06161V-95 (AMIC Technology Corporation) Switch Guard; For Use With:2 Position Toggle Switches; Features:Flush Mount; Leaded Process Compatible:No; Peak Reflow Compatible (260 C):No; Accessory Type:Switch Guard RoHS Compliant: No PDF資料下載
參數(shù)資料
| 型號： | A43E06161V-95 |
| 廠商： | AMIC Technology Corporation |
| 英文描述： | Switch Guard; For Use With:2 Position Toggle Switches; Features:Flush Mount; Leaded Process Compatible:No; Peak Reflow Compatible (260 C):No; Accessory Type:Switch Guard RoHS Compliant: No |
| 中文描述： | 為512k × 16位× 2銀行同步DRAM |
| 文件頁數(shù)： | 10/46頁 |
| 文件大?。?/td> | 1289K |
| 代理商： | A43E06161V-95 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁
A43E06161
PRELIMINARY
(July, 2005, Version 0.1)
9
AMIC Technology, Corp.
Mode Register Filed Table to Program Modes
Register Programmed with MRS
Address
BA
A10/AP
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0
Function
RFU
RFU
W.B.L
TM
CAS Latency
BT
Burst Length
(Note 1)
(Note 2)
Test Mode
CAS Latency
Burst Type
Burst Length
A8
A7
Type
A6
A5
A4
Latency
A3
Type
A2
A1
A0
BT=0
BT=1
0
0
Mode Register Set
0
0
0
Reserved
0
Sequential
0
0
0
1
Reserved
0
1
0
0
1
-
1
Interleave
0
0
1
2
Reserved
1
0
0
1
0
2
0
1
0
4
4
1
1
Vendor
Use
Only
0
1
1
3
0
1
1
8
8
Write Burst Length
1
0
0
Reserved
1
0
0
Reserved
Reserved
A9
Length
1
0
1
Reserved
1
0
1
Reserved
Reserved
0
Burst
1
1
0
Reserved
1
1
0
Reserved
Reserved
1
Single Bit
1
1
1
Reserved
1
1
1
256(Full)
Reserved
(Note 3)
Power Up Sequence
1. Apply power and start clock, Attempt to maintain CKE = “H”, DQM = “H” and the other pins are NOP condition at inputs.
2. Maintain stable power, stable clock and NOP input condition for a minimum of 200
μ
s.
3. Issue precharge commands for all banks of the devices.
4. Issue 2 or more auto-refresh commands.
5. Issue a mode register set command to initialize the mode register.
cf.) Sequence of 4 & 5 may be changed.
The device is now ready for normal operation.
Note :
1. RFU(Reserved for Future Use) should stay “0” during MRS cycle.
2. If A9 is high during MRS cycle, “Burst Read Single Bit Write” function will be enabled.
3. The full column burst (256bit) is available only at Sequential mode of burst type.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| A43E06161V-95F | 512K X 16 Bit X 2 Banks Synchronous DRAM |
| A43E06161V-95U | 512K X 16 Bit X 2 Banks Synchronous DRAM |
| A43E06161V-95UF | 512K X 16 Bit X 2 Banks Synchronous DRAM |
| A43E06321G-75F | General Purpose |
| A43E06321G-75UF | 512K X 32 Bit X 2 Banks Low Power Synchronous DRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| A43E06161V-95F | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:512K X 16 Bit X 2 Banks Synchronous DRAM |
| A43E06161V-95U | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:512K X 16 Bit X 2 Banks Synchronous DRAM |
| A43E06161V-95UF | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:512K X 16 Bit X 2 Banks Synchronous DRAM |
| A43E0616G-75I | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:1M X 16 Bit X 4 Banks Synchronous DRAM |
| A43E0616G-95I | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:1M X 16 Bit X 4 Banks Synchronous DRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。