參數(shù)資料
型號(hào): A42MX09-2VQG100I
廠商: Microsemi SoC
文件頁數(shù): 2/142頁
文件大?。?/td> 0K
描述: IC FPGA MX SGL CHIP 14K 100VQFP
標(biāo)準(zhǔn)包裝: 90
系列: MX
輸入/輸出數(shù): 83
門數(shù): 14000
電源電壓: 3 V ~ 3.6 V,4.5 V ~ 5.5 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 85°C
封裝/外殼: 100-TQFP
供應(yīng)商設(shè)備封裝: 100-VQFP(14x14)
40MX and 42MX FPGA Families
1- 6
R ev isio n 1 1
pins or from the internal array and can be used as a secondary register clock, register clear, or output
enable.
Figure 1-7
Clock Networks of 42MX Devices
Note:
*QCLK1IN, QCLK2IN, QCLK3IN, and QCLK4IN are internally-generated signals.
Figure 1-8
Quadrant Clock Network of A42MX36 Devices
CLKB
CLKA
From
Pads
Clock
Drivers
CLKMOD
CLKINB
CLKINA
S0
S1
Internal
Signal
CLKO(17)
CLKO(16)
CLKO(15)
CLKO(2)
CLKO(1)
Clock Tracks
Quad
Clock
Modul
QCLKA
QCLKB
*QCLK1IN
S0 S1
QCLK1
Quad
Clock
Modul
*QCLK2IN
S0 S1
QCLK2
Quad
Clock
Modul
QCLKC
QCLKD
*QCLK3IN
S0
S1
QCLK3
Quad
Clock
Modul
*QCLK4IN
S0
S1
QCLK4
相關(guān)PDF資料
PDF描述
A42MX09-2VQ100I IC FPGA MX SGL CHIP 14K 100VQFP
A54SX16-VQG100 IC FPGA SX 24K GATES 100-VQFP
A54SX16-VQ100 IC FPGA SX 24K GATES 100-VQFP
ACC43DRXI-S734 CONN EDGECARD 86POS DIP .100 SLD
RSC49DRAN CONN EDGECARD 98POS R/A .100 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A42MX09-3BG100 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families
A42MX09-3BG100A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families
A42MX09-3BG100B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families
A42MX09-3BG100ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families
A42MX09-3BG100I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families