- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄294782 > A1460A-1PG207E FPGA, 848 CLBS, 6000 GATES, 100 MHz, CPGA207 PDF資料下載
參數(shù)資料
| 型號(hào)： | A1460A-1PG207E |
| 元件分類(lèi)： | FPGA |
| 英文描述： | FPGA, 848 CLBS, 6000 GATES, 100 MHz, CPGA207 |
| 封裝： | CERAMIC, PGA-207 |
| 文件頁(yè)數(shù)： | 5/98頁(yè) |
| 文件大小： | 2005K |
| 代理商： | A1460A-1PG207E |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)當(dāng)前第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)
13
Hi R e l F P GA s
Fi x ed Capa ci t anc e V a l u es for
Act e l FP GA s (pF)
Fi x ed Cl o ck Loads ( s 1/s 2—A CT 3 Only)
De te r m i n i n g Av er age S w i tc h i n g Fr equ ency
To determine the switching frequency for a design, you must
have a detailed understanding of the data values input to the
circuit. The guidelines in the table below are meant to
represent worst-case scenarios so that they can be generally
used to predict the upper limits of power dissipation.
Device Type
r1
routed_Clk1
r2
routed_Clk2
A1010B
41
n/a
A1020B
69
n/a
A1240A
134
A1280A
168
A1280XL
168
A1425A
75
A1460A
165
A14100A
195
A32100DX
178
A32200DX
230
Device Type
s1
Clock Loads on
Dedicated
Array Clock
s2
Clock Loads on
Dedicated
I/O Clock
A1425A
160
100
A1460A
432
168
A14100A
697
228
Type
ACT 3
3200DX/ACT 2/1200XL
ACT 1
Logic modules (m)
80% of modules
90% of modules
Input switching (n)
# inputs/4
Outputs switching (p)
#outputs/4
First routed array clock loads (q1)
40% of sequential
modules
40% of sequential
modules
40% of modules
Second routed array clock loads (q2)
40% of sequential
modules
40% of sequential
modules
n/a
Load capacitance (CL)
35 pF
Average logic module switching rate (fm)
F/10
Average input switching rate (fn)
F/5
Average output switching rate (fp)
F/10
Average first routed array clock rate (fq1)F/2
F
Average second routed array clock rate (fq2)
F/2
n/a
Average dedicated array clock rate (fs1)F
n/a
Average dedicated I/O clock rate (fs2)F
n/a
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| A1460A-CQ196E | FPGA, 848 CLBS, 6000 GATES, 85 MHz, CQFP196 |
| A1460A-PG207E | FPGA, 848 CLBS, 6000 GATES, 85 MHz, CPGA207 |
| A1280A-CQ172E | FPGA, 1232 CLBS, 8000 GATES, 41 MHz, CQFP172 |
| A1415A-1PL84B | FPGA, 200 CLBS, 1500 GATES, 110 MHz, PQCC84 |
| A1425A-STDCQ132B | FPGA, 310 CLBS, 7500 GATES, 100 MHz, CQFP132 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| A1460A-1PG207M | 制造商:Microsemi Corporation 功能描述:FPGA ACT 3 Family 6K Gates 848 Cells 125MHz 0.8um Technology 5V 207-Pin CPGA 制造商:Microsemi Corporation 功能描述:FPGA ACT 3 6K GATES 848 CELLS 125MHZ 0.8UM 5V 207CPGA - Trays 制造商:Microsemi Corporation 功能描述:IC FPGA 6K GATES 207-CPGA |
| A1460A-1PG256B | 制造商:ACTEL 制造商全稱(chēng):Actel Corporation 功能描述:HiRel FPGAs |
| A1460A-1PG256C | 制造商:ACTEL 制造商全稱(chēng):Actel Corporation 功能描述:HiRel FPGAs |
| A1460A-1PG256E | 制造商:ACTEL 制造商全稱(chēng):Actel Corporation 功能描述:HiRel FPGAs |
| A1460A-1PG256M | 制造商:ACTEL 制造商全稱(chēng):Actel Corporation 功能描述:HiRel FPGAs |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。