The ACT 2 family represents Actel鈥檚 second generation of
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉(h脿o)锛� A1240A-1PL84I
寤犲晢锛� Microsemi SoC
鏂囦欢闋佹暩(sh霉)锛� 45/54闋�
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC FPGA 4K GATES 84-PLCC IND
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 16
绯诲垪锛� ACT™ 2
LAB/CLB鏁�(sh霉)锛� 684
杓稿叆/杓稿嚭鏁�(sh霉)锛� 72
闁€鏁�(sh霉)锛� 4000
闆绘簮闆诲锛� 4.5 V ~ 5.5 V
瀹夎椤炲瀷锛� 琛ㄩ潰璨艰
宸ヤ綔婧害锛� -40°C ~ 85°C
灏佽/澶栨锛� 84-LCC锛圝 褰㈠紩绶氾級
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 84-PLCC锛�29.31x29.31锛�
R e visio n 8
1 -1
1 鈥� ACT 2 Family Overview
General Description
The ACT 2 family represents Actel鈥檚 second generation of field programmable gate arrays
(FPGAs). The ACT 2 family presents a two-module architecture, consisting of C-modules and S-
modules. These modules are optimized for both combinatorial and sequential designs. Based on Actel鈥檚
patented channeled array architecture, the ACT 2 family provides significant enhancements to gate
density and performance while maintaining downward compatibility with the ACT 1 design environment
and upward compatibility with the ACT 3 design environment. The devices are implemented in silicon
gate, 1.0-渭m, two-level metal CMOS, and employ Actel鈥檚 PLICE antifuse technology. This revolutionary
architecture offers gate array design flexibility, high performance, and fast time-to-production with user
programming. The ACT 2 family is supported by the Designer and Designer Advantage Systems, which
offers automatic pin assignment, validation of electrical and design rules, automatic placement and
routing, timing analysis, user programming, and diagnostic probe capabilities. The systems are
supported on the following platforms: 386/486 PC, Sun, and HP workstations. The systems
provide CAE interfaces to the following design environments: Cadence, Viewlogic,
Mentor Graphics,
and OrCAD.
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
ASC49DRTN-S734 CONN EDGECARD 98POS DIP .100 SLD
A1460A-PQG160C IC FPGA 6K GATES 160-PQFP
ASC49DRTH-S734 CONN EDGECARD 98POS DIP .100 SLD
A54SX16P-1VQ100M IC FPGA SX 24K GATES 100-VQFP
A54SX16P-1VQG100M IC FPGA SX 24K GATES 100-VQFP
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
A1240A-1PLG160B 鍒堕€犲晢:MICROSEMI 鍒堕€犲晢鍏ㄧū:Microsemi Corporation 鍔熻兘鎻忚堪:ACT 2 Family FPGAs
A1240A-1PLG160C 鍒堕€犲晢:MICROSEMI 鍒堕€犲晢鍏ㄧū:Microsemi Corporation 鍔熻兘鎻忚堪:ACT 2 Family FPGAs
A1240A-1PLG160I 鍒堕€犲晢:MICROSEMI 鍒堕€犲晢鍏ㄧū:Microsemi Corporation 鍔熻兘鎻忚堪:ACT 2 Family FPGAs
A1240A-1PLG160M 鍒堕€犲晢:MICROSEMI 鍒堕€犲晢鍏ㄧū:Microsemi Corporation 鍔熻兘鎻忚堪:ACT 2 Family FPGAs
A1240A-1PLG176B 鍒堕€犲晢:MICROSEMI 鍒堕€犲晢鍏ㄧū:Microsemi Corporation 鍔熻兘鎻忚堪:ACT 2 Family FPGAs