- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄25570 > 9P936AFLFT (INTEGRATED DEVICE TECHNOLOGY INC) LOW SKEW CLOCK DRIVER, PDSO28 PDF資料下載
參數(shù)資料
| 型號(hào)： | 9P936AFLFT |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時(shí)鐘及定時(shí) |
| 英文描述： | LOW SKEW CLOCK DRIVER, PDSO28 |
| 封裝： | ROHS COMPLIANT, MO-150, SSOP-28 |
| 文件頁(yè)數(shù)： | 5/12頁(yè) |
| 文件大?。?/td> | 188K |
| 代理商： | 9P936AFLFT |
IDTTM/ICSTM
Low Skew Dual Bank DDR I/II Fan-out Buffer
1084C 12/03/09
ICS9P936
Low Skew Dual Bank DDR I/II Fan-out Buffer
2
Pin Description
PIN #
PIN NAME
PIN TYPE
DESCRIPTION
1
AVDD2.5
PWR
2.5V Analog Power pin for Core PLL
2
AGND
PWR
Analog Ground pin for Core PLL
3
BUF_INT
IN
True Buffer In signal for memory outputs.
4
BUF_INC
IN
Complementary Buffer In signal for memory outputs.
5
DDRT0
OUT
-40
6
DDRC0
OUT
"Complementary" Clock of differential pair output.
7
DDRT1
OUT
"True" Clock of differential pair output.
8
DDRC1
OUT
"Complementary" Clock of differential pair output.
9
GND
PWR
Ground pin.
10
VDDQ2.5/1.8
PWR
Power supply, nominal 2.5V or 1.8V for DDR or DDR 2 outputs respectively
11
FB_OUTT
OUT
True single-ended feedback output, dedicated external feedback. It switches
at the same frequency as other DDR outputs.
12
FB_OUTC
OUT
Complementary single-ended feedback output, dedicated external feedback.
It switches at the same frequency as other DDR outputs.
13
DDRT2
OUT
"True" Clock of differential pair output.
14
DDRC2
OUT
"Complementary" Clock of differential pair output.
15
SCLK
IN
Clock pin of SMBus circuitry, 5V tolerant.
16
SDATA
I/O
Data pin for SMBus circuitry, 3.3V tolerant.
17
DDRC3
OUT
"Complementary" Clock of differential pair output.
18
DDRT3
OUT
"True" Clock of differential pair output.
19
DDRC4
OUT
"Complementary" Clock of differential pair output.
20
DDRT4
OUT
"True" Clock of differential pair output.
21
VDDQ2.5/1.8
PWR
Power supply, nominal 2.5V or 1.8V for DDR or DDR 2 outputs respectively
22
GND
PWR
Ground pin.
23
DDRC5
OUT
"Complementary" Clock of differential pair output.
24
DDRT5
OUT
"True" Clock of differential pair output.
25
AGND
PWR
Analog Ground pin for Core PLL
26
AVDD2.5
PWR
2.5V Analog Power pin for Core PLL
27
VDDQ2.5/1.8
PWR
Power supply, nominal 2.5V or 1.8V for DDR or DDR 2 outputs respectively
28
GND
PWR
Ground pin.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 9UMS9001AKLFT | 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PQCC56 |
| 9UMS9001AKLF | 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PQCC56 |
| 9UMS9610CKLFT | 166.67 MHz, PROC SPECIFIC CLOCK GENERATOR, PQCC48 |
| 9UMS9610CKLF | 166.67 MHz, PROC SPECIFIC CLOCK GENERATOR, PQCC48 |
| 9UMS9633BFILFT | 166.67 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 9P936AGLF | 功能描述:時(shí)鐘緩沖器 RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
| 9P936AGLFT | 功能描述:時(shí)鐘緩沖器 RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
| 9P939AFLF | 制造商:Integrated Device Technology Inc 功能描述:IDT 9P939AFLF GENERAL PURPOSE SEMICONDUCTORS - Rail/Tube 制造商:Integrated Device Technology Inc 功能描述:IDT 9P939AFLF General Purpose Semiconductors |
| 9P946AFLF | 功能描述:時(shí)鐘緩沖器 RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
| 9P946AFLFT | 功能描述:時(shí)鐘緩沖器 RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。