- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄25566 > 9FG1201HGLF (INTEGRATED DEVICE TECHNOLOGY INC) 400 MHz, OTHER CLOCK GENERATOR, PDSO56 PDF資料下載
參數(shù)資料
| 型號： | 9FG1201HGLF |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時鐘產(chǎn)生/分配 |
| 英文描述： | 400 MHz, OTHER CLOCK GENERATOR, PDSO56 |
| 封裝： | 6.10 MM, 0.50 PITCH, ROHS COMPLIANT, MO-153, TSSOP-56 |
| 文件頁數(shù)： | 10/23頁 |
| 文件大?。?/td> | 268K |
| 代理商： | 9FG1201HGLF |
IDTTM/ICSTM
Frequency Gearing Clock for CPU, PCIe Gen1, Gen2, & FBD
1371F — 09/23/09
ICS9FG1201H
Frequency Gearing Clock for CPU, PCIe Gen1, Gen2, & FBD
18
Electrical Characteristics - Phase Jitter
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP.
MAX
UNITS
NOTES
tjphPCIe1
PCIe Gen 1 REFCLK phase jitter
(including PLL BW 8 - 16 MHz,
ζ = 0.54,
Td=10 ns, Ftrk=1.5 MHz )
40/38
86
ps
1,2,3,5
tjphPCIe2Lo
PCIe Gen 2 REFCLK phase jitter
(including PLL BW 8 - 16 MHz,
ζ = 0.54, Td=12 ns)
Lo-band content
(10kHz to 1.5MHz)
1.3/1.2
3
ps rms
1,2,5
tjphPCIe2Hi
PCIe Gen 2 REFCLK phase jitter
(including PLL BW 8 - 16 MHz,
ζ = 0.54, Td=12 ns)
Hi-band content
(1.5MHz to Nyquist)
3.0/2.4
3.1
ps rms
1,2,5
tjphFBD1_3.2G
FBD REFCLK phase jitter
(including PLL BW 11 - 33 MHz,
ζ = 0.54, Td=12 ns Ftrl=0.2MHz)
2.8/2.3
3
ps
(RMS)
1,2,5
tjphFBD1_4.8G
FBD REFCLK phase jitter
(including PLL BW 11 - 33 MHz,
ζ = 0.54, Td=12 ns Ftrl=0.2MHz)
2.3/1.9
2.5
ps
(RMS)
1,2,5
Notes on Phase Jitter:
2 Device driven by 932S421BGLF or equivalent
3 Sample size of at least 100K cycles. This figures extrapolates to 108ps pk-pk @ 1M cycles for a BER of 1-12
4 Hi-Bandwidth Number/Low Bandwidth Number with Spread On. Spread Off gives lower numbers.
5 Byte 8 must be properly set to meet these parameters.
1 See http://www.pcisig.com for complete specs. Guaranteed by design and characterization, not tested in production.
Jitter, Phase
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 9FG1201HGLFT | 400 MHz, OTHER CLOCK GENERATOR, PDSO56 |
| 9FG1901HKLFT | 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PQCC72 |
| 9FG1901YKLF-T | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PQCC72 |
| 9FG1901YK-T | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PQCC72 |
| 9FG430AGILFT | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 9FG1201HGLFT | 功能描述:時鐘緩沖器 12 Output PCIe Gearng Buffer RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
| 9FG1900AK-1LF | 制造商:Integrated Device Technology Inc 功能描述:IDT 9FG1900AK-1LF LOGIC AND TIMING MISC - Trays 制造商:Integrated Device Technology Inc 功能描述:IDT 9FG1900AK-1LF Logic and Timing Misc |
| 9FG1900BK-1LF | 功能描述:時鐘緩沖器 PCIE BUFFER RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
| 9FG1900BK-1LFT | 功能描述:時鐘緩沖器 PCIE BUFFER RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
| 9FG1901CKLF | 制造商:Integrated Device Technology Inc 功能描述:PLL Frequency Generator Dual 72-Pin VFQFPN EP Tray 制造商:Integrated Device Technology Inc 功能描述:PCIE BUFFER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。