- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄25566 > 9FG1201HGLF-T (INTEGRATED DEVICE TECHNOLOGY INC) 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 PDF資料下載
參數(shù)資料
| 型號(hào)： | 9FG1201HGLF-T |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時(shí)鐘產(chǎn)生/分配 |
| 英文描述： | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 封裝： | 6.10 MM, 0.50 MM PITCH, ROHS COMPLIANT, MO-153, TSSOP-56 |
| 文件頁(yè)數(shù)： | 17/23頁(yè) |
| 文件大?。?/td> | 269K |
| 代理商： | 9FG1201HGLF-T |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)當(dāng)前第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)
IDTTM/ICSTM
Frequency Gearing Clock for CPU, PCIe Gen1, Gen2, & FBD
1371E — 01/21/09
ICS9FG1201H
Frequency Gearing Clock for CPU, PCIe Gen1, Gen2, & FBD
3
Pin Description
Power Groups
VDD
GND
56
55
Main PLL, Analog
11,22,38,50 12,23,37,49
DIF clocks
Description
Pin Number
Pin # Pin Name
Type
Pin Description
1HIGH_BW#
IN
3.3V input for selecting PLL Band Width
0 = High, 1= Low
2
CLK_IN
IN
Input for reference clock.
3
CLK_IN#
IN
"Complementary" reference clock input.
4
SMB_A0
IN
SMBus address bit 0 (LSB)
5OE0#
IN
Active low input for enabling DIF pair 0.
1 = tri-state outputs, 0 = enable outputs
6
DIF_0
OUT
0.7V differential true clock output
7
DIF_0#
OUT
0.7V differential complement clock output
8OE1#
IN
Active low input for enabling DIF pair 1.
1 = tri-state outputs, 0 = enable outputs
9
DIF_1
OUT
0.7V differential true clock output
10
DIF_1#
OUT
0.7V differential complement clock output
11
VDD
PWR
Power supply, nominal 3.3V
12
GND
PWR
Ground pin.
13
DIF_2
OUT
0.7V differential true clock output
14
DIF_2#
OUT
0.7V differential complement clock output
15
OE2#
IN
Active low input for enabling DIF pair 2.
1 = tri-state outputs, 0 = enable outputs
16
DIF_3
OUT
0.7V differential true clock output
17
DIF_3#
OUT
0.7V differential complement clock output
18
OE3#
IN
Active low input for enabling DIF pair 3.
1 = tri-state outputs, 0 = enable outputs
19
DIF_4
OUT
0.7V differential true clock output
20
DIF_4#
OUT
0.7V differential complement clock output
21
OE4#
IN
Active low input for enabling DIF pair 4
1 = tri-state outputs, 0 = enable outputs
22
VDD
PWR
Power supply, nominal 3.3V
23
GND
PWR
Ground pin.
24
DIF_5
OUT
0.7V differential true clock output
25
DIF_5#
OUT
0.7V differential complement clock output
26
OE5#
IN
Active low input for enabling DIF pair 5.
1 = tri-state outputs, 0 = enable outputs
27
SMB_A1
IN
SMBus address bit 1
28
SMBDAT
I/O
Data pin of SMBUS circuitry, 5V tolerant
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 9FG1201HGLF | 400 MHz, OTHER CLOCK GENERATOR, PDSO56 |
| 9FG1201HGLFT | 400 MHz, OTHER CLOCK GENERATOR, PDSO56 |
| 9FG1901HKLFT | 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PQCC72 |
| 9FG1901YKLF-T | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PQCC72 |
| 9FG1901YK-T | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PQCC72 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 9FG1900AK-1LF | 制造商:Integrated Device Technology Inc 功能描述:IDT 9FG1900AK-1LF LOGIC AND TIMING MISC - Trays 制造商:Integrated Device Technology Inc 功能描述:IDT 9FG1900AK-1LF Logic and Timing Misc |
| 9FG1900BK-1LF | 功能描述:時(shí)鐘緩沖器 PCIE BUFFER RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
| 9FG1900BK-1LFT | 功能描述:時(shí)鐘緩沖器 PCIE BUFFER RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
| 9FG1901CKLF | 制造商:Integrated Device Technology Inc 功能描述:PLL Frequency Generator Dual 72-Pin VFQFPN EP Tray 制造商:Integrated Device Technology Inc 功能描述:PCIE BUFFER |
| 9FG1901CKLFT | 制造商:Integrated Device Technology Inc 功能描述:PLL Frequency Generator Dual 72-Pin VFQFPN EP T/R 制造商:Integrated Device Technology Inc 功能描述:PLL FREQ GENERATOR DUAL 72PIN VFQFPN - Tape and Reel 制造商:Integrated Device Technology Inc 功能描述:PCIE BUFFER |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。