參數(shù)資料
型號(hào): 952302AGT
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: 時(shí)鐘產(chǎn)生/分配
英文描述: PROC SPECIFIC CLOCK GENERATOR, PDSO48
封裝: 6.10 MM, 0.50 MM PITCH, MO-153, TSSOP-48
文件頁(yè)數(shù): 5/17頁(yè)
文件大?。?/td> 153K
代理商: 952302AGT
13
ICS952302
0957B—10/05/04
CLK_STOP# Timing Diagram
CLK_STOP# is an asychronous input to the clock synthesizer. It is used to turn off the CPU clocks for low power
operation. CLK_STOP# is synchronized by the ICS952302.The minimum that the CPU clock is enabled (CLK_STOP#
high pulse) is 100 CPU clocks. All other clocks will continue to run while the CPU clocks are disabled.The CPU clocks
will always be stopped in a low state and start in such a manner that guarantees the high pulse width is a full pulse.
CPU clock on latency is less than 4 CPU clocks and CPU clock off latency is less than 4 CPU clocks.
Notes:
1. All timing is referenced to the internal CPU clock.
2. CLK_STOP# is an asynchronous input and metastable conditions may exist. This signal is
synchronized to the CPU clocks inside the ICS952302.
3. CLK_STOP# signal.
4. All other clocks continue to run undisturbed.
PCICLK
CPUCLK _F
PCI_STOP# (High)
CLK_STOP#
INTERNAL
CPUCLK
相關(guān)PDF資料
PDF描述
95231DC 95K SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP16
952601EGLFT 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
952601EFLF 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
952601EFLFT 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
952601YGLFT PROC SPECIFIC CLOCK GENERATOR, PDSO56
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
952303 制造商:Weidmuller 功能描述:NEXT 26/26/16 3GP PAINTED -EA - Bulk
9523030000 制造商:Weidmuller 功能描述:NEXT 26/26/16 3GP PAINTED
952304 制造商:Weidmuller 功能描述:NEXT 38/26/16 3GP PAINTED -EA - Bulk
9523040000 制造商:Weidmuller 功能描述:NEXT 38/26/16 3GP PAINTED
9523042 制造商:Molex 功能描述:CONNECTOR PCB 4WAY