- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄294733 > 91C94 (SMSC Corporation) ISA/PCMCIA SINGLE CHIP ETHERNET CONTROLLER WITH RAM PDF資料下載
參數(shù)資料
| 型號(hào)： | 91C94 |
| 廠商： | SMSC Corporation |
| 英文描述： | ISA/PCMCIA SINGLE CHIP ETHERNET CONTROLLER WITH RAM |
| 中文描述： | 的ISA / PCMCIA的單芯片以太網(wǎng)控制器與RAM |
| 文件頁(yè)數(shù)： | 76/120頁(yè) |
| 文件大?。?/td> | 447K |
| 代理商： | 91C94 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)當(dāng)前第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)
59
Status Register (EPHSR), and enabling of these
sources can be done via the Control Register.
The possible sources are:
LINK_OK transition.
CTR_ROL - Statistics counter roll over.
TXENA cleared - A fatal transmit error occurred
forcing TXENA to be cleared. TX_SUC will be
low and the specific reason will be reflected by
the bits:
TXUNRN - Transmit underrun
SQET - SQE Error
LOST CARR - Lost Carrier
LATCOL - Late Collision
16COL - 16 collisions
RX_OVRN INT - Set when the receiver overruns
due to a failed memory allocation or when a
packet exceeding 1536 bytes is received, or
when a packet reception is stopped on-the-fly by
setting the RCV_DISCRD bit in the ERCV
register. The RX_OVRN bit of the EPHSR will
also be briefly set. The RX_OVRN INT bit,
however, latches the overrun condition for the
purpose of being polled or generating an
interrupt, and will only be cleared by writing the
acknowledge register with the RX_OVRN INT bit
set.
ALLOC INT - Set when an MMU request for TX
pages allocation is completed.
This bit is the
complement
of
the
FAILED
bit
in
the
ALLOCATION RESULT register. The ALLOC
INT ENABLE bit should only be set following an
allocation command, and cleared upon servicing
the interrupt.
TX EMPTY INT - Set if the TX FIFO goes
empty, can be used to generate a single
interrupt at the end of a sequence of packets
enqueued for transmission. This bit latches the
empty condition, and the bit will stay set until it
is
specifically
cleared
by
writing
the
acknowledge register with the TX EMPTY INT
bit set. If a real time reading of the FIFO empty
is desired, the bit should be first cleared and
then read.
The TX EMPTY INT ENABLE should only be set
after the following steps:
a)
A packet is enqueued for transmission
b)
The previous empty condition is cleared
(acknowledged).
TX INT - Set when at least one packet
transmission was completed. The first packet
number to be serviced can be read from the
FIFO PORTS register. The TX INT bit is always
the logic complement of the TEMPTY bit in the
FIFO PORTS register. After servicing a packet
number, its TX INT interrupt is removed by
writing the Interrupt Acknowledge Register with
the TX INT bit set.
RCV INT - Set when a receive interrupt is
generated. The first packet number to be
serviced can be read from the FIFO PORTS
register. The RCV INT bit is always the logic
complement of the REMPTY bit in the FIFO
PORTS register.
ERCV
INT
-
Early
receive
interrupt.
Set
whenever a receive packet is being received,
and the number of bytes received into memory
exceeds
the
value
programmed
as
ERCV
THRESHOLD (Bank 3, Offset Ch). ERCV INT
stays set until acknowledged by writing the
INTERRUPT ACKNOWLEDGE REGISTER with
the ERCV INT bit set.
Note: If the driver uses AUTO RELEASE mode
it should enable TX EMPTY INT as well as TX
INT. TX EMPTY INT will be set when the
complete sequence of packets is transmitted.
TX INT will be set if the sequence stops due to a
fatal error on any of the packets in the
sequence.
Note: For edge triggered systems, the Interrupt
Service Routine should clear the Interrupt Mask
Register,
and
only
enable
the
appropriate
interrupts after the interrupt source is serviced
(acknowledged).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 92_TNC-50-0-4/111_NE | BOARD TERMINATED, FEMALE, TNC CONNECTOR, SURFACE MOUNT, JACK |
| 92_TNC-50-0-4/111_NM | BOARD TERMINATED, FEMALE, TNC CONNECTOR, SURFACE MOUNT, JACK |
| 92082-314 | 14 CONTACT(S), FEMALE, STRAIGHT TWO PART BOARD CONNECTOR, SURFACE MOUNT |
| 92082-316 | 16 CONTACT(S), FEMALE, STRAIGHT TWO PART BOARD CONNECTOR, SURFACE MOUNT |
| 92082-318 | 18 CONTACT(S), FEMALE, STRAIGHT TWO PART BOARD CONNECTOR, SURFACE MOUNT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 91CCC3 | 制造商:Wirepro 功能描述:Connector Accessories Cap and Chain For Receptacle |
| 91-CCC3 | 制造商:CDM ELECTRONIC FORMERLY WPI 功能描述:connector accessory,circular microphone,cap and chain for receptacle |
| 91-CCC-3 | 制造商:Amphenol Corporation 功能描述: 制造商:TE Connectivity 功能描述: |
| 91CR10 | 制造商:TT Electronics / BI Technologies 功能描述:Res Cermet Trimmer 10 Ohm 20% 1/2W 1(Elec)/1(Mech)Turn (9.53 X 9.78 X 7.11mm) Pin Thru-Hole Box |
| 91CR100 | 功能描述:微調(diào)電阻 - 通孔 3/8inch 100 Thumbwheel RoHS:否 制造商:Vishay/Sfernice 產(chǎn)品:Trimmer Resistors - Multi Turn 產(chǎn)品類(lèi)型:Multiturn 轉(zhuǎn)數(shù):14 錐度:Linear 電阻:10 kOhms 電壓額定值:250 V 端接類(lèi)型:Pin 功率額定值:250 mW (1/4 W) 容差:10 % 溫度系數(shù):100 PPM / C |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。