- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄24615 > 9148CF-10LF (INTEGRATED DEVICE TECHNOLOGY INC) 48 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 PDF資料下載
參數(shù)資料
| 型號(hào)： | 9148CF-10LF |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時(shí)鐘產(chǎn)生/分配 |
| 英文描述： | 48 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| 封裝： | 0.300 INCH, ROHS COMPLIANT, SSOP-48 |
| 文件頁(yè)數(shù)： | 7/12頁(yè) |
| 文件大小： | 350K |
| 代理商： | 9148CF-10LF |
4
ICS9148-10
Power Management
ICS9148-10 Power Management Requirements
Clock Enable Configuration
Full clock cycle timing is guaranteed at all times after the system has initially powered up except where noted. During power
up and power down operations using the PD# select pin will not cause clocks of a shorter or longer pulse than that of the
running clock. The first clock pulse coming out of a stopped clock condition may be slightly distorted due to clock network
charging circuitry. Board routing and signal loading may have a large impact on the initial clock distortion also.
Notes.
1. Clock on latency is defined from when the clock enable goes active to when the first valid clock comes out of the device.
2. Clock off latency is defined from when the clock enable goes inactive to when the last clock is driven low out of the device.
3. Power up latency is when PD# goes inactive (high) to when the first valid clocks are output by the device.
4. Power down has controlled clock counts applicable to CPUCLK, PCICLK only.
The REF and IOAPIC will be stopped independent of these.
L
A
N
G
I
SE
T
A
T
S
L
A
N
G
I
S
y
c
n
e
t
a
L
e
r
f
o
s
e
g
d
e
g
n
i
s
i
r
f
o
.
o
N
K
L
C
I
C
P
g
n
i
n
u
r
#
P
O
T
S
_
U
P
C)
d
e
l
b
a
s
i
D
(
0
2
1
)
d
e
l
b
a
n
E
(
1
#
P
O
T
S
_
I
C
P)
d
e
l
b
a
s
i
D
(
0
2
1
)
d
e
l
b
a
n
E
(
1
#
D
P)
n
o
i
t
a
r
e
p
O
l
a
m
r
o
N
(
1
3
s
m
3
)
n
w
o
D
r
e
w
o
P
(
0
4
x
a
m
2
-
O
T
S
_
U
P
C
#
P
#
P
O
T
S
_
I
C
P
-
N
W
D
_
R
W
P
#
K
L
C
U
P
CK
L
C
I
C
P
r
e
h
t
O
,
s
k
c
o
l
C
,
F
E
R
,
s
C
I
P
A
O
I
0
z
H
M
8
4
1
z
H
M
8
4
l
a
t
s
y
r
Cs
O
C
V
XX
0
w
o
Lw
o
Ld
e
p
o
t
Sf
f
Of
f
O
00
1
w
o
Lw
o
Lg
n
i
n
u
Rg
n
i
n
u
Rg
n
i
n
u
R
01
1
w
o
Lz
H
M
3
.
3
3g
n
i
n
u
Rg
n
i
n
u
Rg
n
i
n
u
R
10
1
-
H
M
6
.
6
/
0
1
z
w
o
Lg
n
i
n
u
Rg
n
i
n
u
Rg
n
i
n
u
R
11
1
-
H
M
6
.
6
/
0
1
z
H
M
3
.
3
3g
n
i
n
u
Rg
n
i
n
u
Rg
n
i
n
u
R
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 051-328-6909229 | RF Coaxial Connectors |
| 9148F-02LF | 66.6 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| 9148F-32 | PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| 051-328-9399 | RF Coaxial Connectors |
| 9150-50033 | 1000 MHz - 18000 MHz RF/MICROWAVE SGL POLE FIVE THROW SWITCH, 3 dB INSERTION LOSS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 9148ES | 功能描述:DISCS 9148ES 5 IN COARSE 40 GRIT 制造商:3m 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:5 |
| 9148F-08 | 制造商:ICS 功能描述: |
| 9149 | 功能描述:電線導(dǎo)管 HF3C 1 BLACK 1 NPT W/NUT RoHS:否 制造商:Panduit 類型:Slotted SideWall Open finger design wiring cut 材料:Polypropylene 顏色:Light Gray 大小: 最大光束直徑: 抗拉強(qiáng)度: 外部導(dǎo)管寬度:25 mm 外部導(dǎo)管高度:25 mm |
| 914900 | 功能描述:INTERFACE CBL IDC W/HOLES 64POS RoHS:是 類別:連接器，互連式 >> 接線板 - 接口模塊 系列:Econoline RI 產(chǎn)品變化通告:Product Discontinuation 07/Oct/2011 標(biāo)準(zhǔn)包裝:1 系列:PLUSCON VS 制程端連接:接線座，螺釘連接 控制端連接:RJ45 插孔（8） 控制端線纜固定器:- 位置 / 電極:64 特點(diǎn):- 電壓 - 額定:60V 額定電流（每觸點(diǎn)）:1A 工作溫度:0°C ~ 70°C 長(zhǎng)度:8.31"（211.00mm） 寬:3.53"（89.60mm） 線規(guī):20-26 AWG 其它名稱:VS-PP-R-8XRJ45/5-SC |
| 91-490017-06P | 制造商:Amphenol Aerospace 功能描述:PLUG |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。