- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄370133 > 74VHC4046MX (NATIONAL SEMICONDUCTOR CORP) CMOS Phase Lock Loop PDF資料下載
參數(shù)資料
| 型號(hào)： | 74VHC4046MX |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | XO, clock |
| 英文描述： | CMOS Phase Lock Loop |
| 中文描述： | PHASE LOCKED LOOP, PDSO16 |
| 封裝： | PLASTIC, SOIC-16 |
| 文件頁(yè)數(shù)： | 12/14頁(yè) |
| 文件大?。?/td> | 283K |
| 代理商： | 74VHC4046MX |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)當(dāng)前第12頁(yè)第13頁(yè)第14頁(yè)
Detailed Circuit Description
(Continued)
means that the VCO’s frequency must be increased to bring
its leading edge into proper phase alignment. Thus the
phase detector II output is set high. This will cause the loop
filter to charge up the VCO input increasing the VCO fre-
quency. Once the leading edge of the comparator input is
detected the output goes TRI-STATE holding the VCO input
at the loop filter voltage. If the VCO still lags the signal then
the phase detector will again charge up to VCO input for the
time between the leading edges of both waveforms.
If the VCO leads the signal then when the leading edge of
the VCO is seen the output of the phase comparator goes
low. This discharges the loop filter until the leading edge of
the signal is detected at which time the output TRI-STATE
itself again. This has the effect of slowing down the VCO to
again make the rising edges of both waveform coincident.
When the PLL is out of lock the VCO will be running either
slower or faster than the signal input. If it is running slower
the phase detector will see more signal rising edges and so
the output of the phase comparator will be high a majority of
the time, raising the VCO’s frequency. Conversely, if the
VCO is running faster than the signal the output of the de-
tector will be low most of the time and the VCO’s output
frequency will be decreased.
As one can see when the PLL is locked the output of phase
comparator II will be almost always TRI-STATE except for
minor corrections at the leading edge of the waveforms.
When the detector is TRI-STATE the phase pulse output is
high. This output can be used to determine when the PLL is
in the locked condition.
This detector has several interesting characteristics. Over
the entire VCO frequency range there is no phase differ-
ence between the comparator input and the signal input.
The lock range of the PLL is the same as the capture range.
Minimal power is consumed in the loop filter since in lock
the detector output is a high impedance. Also when no sig-
nal is present the detector will see only VCO leading edges,
and so the comparator output will stay low forcing the VCO
to f
min
operating frequency.
Phase comparator II is more susceptible to noise causing
the phase lock loop to unlock. If a noise pulse is seen on the
signal input, the comparator treats it as another positive
edge of the signal and will cause the output to go high until
the VCO leading edge is seen, potentially for a whole signal
input period. This would cause the VCO to speed up during
that time. When using the phase comparator I the output of
that phase detector would be disturbed for only the short
duration of the noise spike and would cause less upset.
PHASE COMPARATOR III
This comparator is a simple S-R Flip-Flop which can func-
tion as a phase comparator Figure 8. It has some similar
characteristics to the edge sensitive comparator. To see
how this detector works assume input pulses are applied to
the signal and comparator inputs as shown in Figure 9.
When the signal input leads the comparator input the flop is
set. This will charge up the loop filter and cause the VCO to
speed up, bringing the comparator into phase with the sig-
nal input. When using short pulses as input this comparator
behaves very similar to the second comparator. But one can
see that if the signal input is a long pulse, the output of the
comparator will be forced to a one no matter how many
comparator input pulses are received. Also if the VCO input
is a square wave (as it is) and the signal input is pulse then
the VCO will force the comparator output low much of the
time. Therefore it is ideal to condition the signal and com-
parator input to short pulses. This is most easily done by
using a series capacitor.
TL/F/11675–24
FIGURE 8. Phase Comparator III Logic Diagram
TL/F/11675–25
FIGURE 9. Typical Waveforms for Phase Comparator III
12
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74VHC4046N | CMOS Phase Lock Loop |
| 74VHC4046NX | CMOS Phase Lock Loop |
| 74VHC4046MTC | CMOS Phase Lock Loop |
| 74VHC4046 | CMOS Phase Lock Loop |
| 74VHC4046M | CMOS Phase Lock Loop |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74VHC4046N | 功能描述:鎖相環(huán) - PLL CMOS Phase-Lock Loop RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| 74VHC4046NX | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:CMOS Phase Lock Loop |
| 74VHC4051 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:8-Channel Analog Multiplexer . Dual 4-Channel Analog Multiplexer . Triple 2-Channel Analog Multiplexer |
| 74VHC4051AFT | 功能描述:1 Circuit IC Switch 8:1 37 Ohm 16-TSSOPB 制造商:toshiba semiconductor and storage 系列:- 包裝:剪切帶（CT） 零件狀態(tài):有效 開(kāi)關(guān)電路:- 多路復(fù)用器/解復(fù)用器電路:8:1 電路數(shù):1 導(dǎo)通電阻（最大值）:37 歐姆 通道至通道匹配（ΔRon）:5 歐姆 電壓 -?電源，單（V+）:2 V ~ 5.5 V 電壓 - 電源，雙（V±）:- 開(kāi)關(guān)時(shí)間（Ton, Tof）（最大值）:12ns，12ns -3db 帶寬:180MHz 電荷注入:- 溝道電容 （CS(off），CD（off））:0.5pF，23.4pF 電流 - 漏泄（IS（off））（最大值）:100nA 串?dāng)_:-45dB @ 1MHz 工作溫度:-40°C ~ 85°C（TA） 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商器件封裝:16-TSSOPB 標(biāo)準(zhǔn)包裝:1 |
| 74VHC4051M | 功能描述:多路器開(kāi)關(guān) IC 8-Chan Ana Multiplex RoHS:否 制造商:Texas Instruments 通道數(shù)量:1 開(kāi)關(guān)數(shù)量:4 開(kāi)啟電阻（最大值）:7 Ohms 開(kāi)啟時(shí)間（最大值）: 關(guān)閉時(shí)間（最大值）: 傳播延遲時(shí)間:0.25 ns 工作電源電壓:2.3 V to 3.6 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UQFN-16 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。