- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375085 > 74LVX163 (Fairchild Semiconductor Corporation) Low Voltage Synchronous Binary Counter with Synchronous Clear PDF資料下載
參數(shù)資料
| 型號： | 74LVX163 |
| 廠商： | Fairchild Semiconductor Corporation |
| 元件分類： | 通用總線功能 |
| 英文描述： | Low Voltage Synchronous Binary Counter with Synchronous Clear |
| 中文描述： | 低壓同步二進(jìn)制計(jì)數(shù)器的同步清除 |
| 文件頁數(shù)： | 2/8頁 |
| 文件大小： | 73K |
| 代理商： | 74LVX163 |
www.fairchildsemi.com
2
7
Functional Description
The LVX163 counts in modulo-16 binary sequence. From
state 15 (HHHH) it increments to state 0 (LLLL). The clock
inputs of all flip-flops are driven in parallel through a clock
buffer. Thus all changes of the Q outputs occur as a result
of, and synchronous with, the LOW-to-HIGH transition of
the CP input signal. The circuits have four fundamental
modes of operation, in order of precedence: synchronous
reset, parallel load, count-up and hold. Four control
inputs—Synchronous Reset (MR), Parallel Enable (PE),
Count Enable Parallel (CEP) and Count Enable Trickle
(CET)—determine the mode of operation, as shown in the
Mode Select Table. A LOW signal on MR overrides count-
ing and parallel loading and allows all outputs to go LOW
on the next rising edge of CP. A LOW signal on PE over-
rides counting and allows information on the Parallel Data
(P
n
) inputs to be loaded into the flip-flops on the next rising
edge of CP. With PE and MR HIGH, CEP and CET permit
counting when both are HIGH. Conversely, a LOW signal
on either CEP or CET inhibits counting.
The LVX163 uses D-type edge-triggered flip-flops and
changing the MR, PE, CEP and CET inputs when the CP is
in either state does not cause errors, provided that the rec-
ommended setup and hold times, with respect to the rising
edge of CP, are observed.
The Terminal Count (TC) output is HIGH when CET is
HIGH and counter is in state 15. To implement synchro-
nous multistage counters, the TC outputs can be used with
the CEP and CET inputs in two different ways.
Figure 1
shows the connections for simple ripple carry, in
which the clock period must be longer than the CP to TC
delay of the first stage, plus the cumulative CET to TC
delays of the intermediate stages, plus the CET to CP
setup time of the last stage. This total delay plus setup time
sets the upper limit on clock frequency. For faster clock
rates, the carry lookahead connections shown in
Figure 2
are recommended. In this scheme the ripple delay through
the intermediate stages commences with the same clock
that causes the first stage to tick over from max to min in
the Up mode, or min to max in the Down mode, to start its
final cycle. Since this final cycle takes 16 clocks to com-
plete, there is plenty of time for the ripple to progress
through the intermediate stages. The critical timing that lim-
its the clock period is the CP to TC delay of the first stage
plus the CEP to CP setup time of the last stage. The TC
output is subject to decoding spikes due to internal race
conditions and is therefore not recommended for use as a
clock or asynchronous reset for flip-flops, registers or
counters. When the Parallel Enable (PE) is LOW, the paral-
lel data outputs O
0
–O
3
are active and follow the flip-flop Q
outputs. A HIGH signal on PE forces O
0
–O
3
to the High
impedance state but does not prevent counting, loading or
resetting.
Logic Equations: Count Enable
=
CEP CET PE
TC
=
Q
0
Q
1
Q
2
Q
3
CET
H
=
HIGH Voltage Level
L
=
LOW Voltage Level
X
=
Immaterial
=
LOW-to-HIGH Clock Transition
Mode Select Table
MR
PE
CET
CEP
Action on the Rising
Clock Edge (
)
L
X
X
X
Reset (Clear)
H
L
X
X
Load (P
n
→
Q
n
)
Count (Increment)
H
H
H
H
H
H
L
X
No Change (Hold)
H
H
X
L
No Change (Hold)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74LVX163MTC | CAP 100UF 160V ELECT EB SMD |
| 74LVX163MTCX | 2K, 256 X 8 SERIAL EE 1.8V, -40C to +85C, 8-SOIC 150mil, T/R |
| 74LVX163MX | Synchronous Up Counter |
| 74LVX163SJX | 2K, 128 X 16 SERIAL EE 1.8V, -40C to +85C, 8-PDIP, TUBE |
| 74LVX163M | Low Voltage Synchronous Binary Counter with Synchronous Clear |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74LVX16373TTR | 功能描述:閉鎖 16-Bit "D" Latch RoHS:否 制造商:Micrel 電路數(shù)量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數(shù)量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel |
| 74LVX16374TTR | 功能描述:觸發(fā)器 16-Bit "D" Flip-Flop RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel |
| 74LVX163M | 功能描述:計(jì)數(shù)器 IC Syn Binary Counter RoHS:否 制造商:NXP Semiconductors 計(jì)數(shù)器類型:Binary Counters 邏輯系列:74LV 位數(shù):10 計(jì)數(shù)法: 計(jì)數(shù)順序: 工作電源電壓:1 V to 5.5 V 工作溫度范圍:- 40 C to + 125 C 封裝 / 箱體:SOT-109 封裝:Reel |
| 74LVX163M_Q | 功能描述:計(jì)數(shù)器 IC Syn Binary Counter RoHS:否 制造商:NXP Semiconductors 計(jì)數(shù)器類型:Binary Counters 邏輯系列:74LV 位數(shù):10 計(jì)數(shù)法: 計(jì)數(shù)順序: 工作電源電壓:1 V to 5.5 V 工作溫度范圍:- 40 C to + 125 C 封裝 / 箱體:SOT-109 封裝:Reel |
| 74LVX163MTC | 功能描述:計(jì)數(shù)器 IC Syn Binary Counter RoHS:否 制造商:NXP Semiconductors 計(jì)數(shù)器類型:Binary Counters 邏輯系列:74LV 位數(shù):10 計(jì)數(shù)法: 計(jì)數(shù)順序: 工作電源電壓:1 V to 5.5 V 工作溫度范圍:- 40 C to + 125 C 封裝 / 箱體:SOT-109 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。