- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375084 > 74LVTH646MTC (FAIRCHILD SEMICONDUCTOR CORP) Quadruple Positive-OR Gates With Schmitt-Trigger Inputs 14-SO -40 to 85 PDF資料下載
參數(shù)資料
| 型號： | 74LVTH646MTC |
| 廠商： | FAIRCHILD SEMICONDUCTOR CORP |
| 元件分類： | 通用總線功能 |
| 英文描述： | Quadruple Positive-OR Gates With Schmitt-Trigger Inputs 14-SO -40 to 85 |
| 中文描述： | LVT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO24 |
| 封裝： | 4.40 MM, MO-153, TSSOP-24 |
| 文件頁數(shù)： | 2/8頁 |
| 文件大?。?/td> | 78K |
| 代理商： | 74LVTH646MTC |
www.fairchildsemi.com
2
7
Connection Diagram
Pin Descriptions
Truth Table
(Note 1)
H
=
HIGH Voltage Level
Note 1:
The data output functions may be enabled or disabled by various signals at the OE and DIR inputs. Data input functions are always enabled; i.e.,
data at the bus pins will be stored on every LOW-to-HIGH transition of the appropriate clock inputs.
L
=
LOW Voltage Level
X
=
Immaterial
=
LOW-to-HIGH Transition
Logic Diagram
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
Pin Names
Description
A
0
–
A
7
Data Register A Inputs
Data Register A Outputs
B
0
–
B
7
Data Register B Inputs
Data Register B Outputs
CPAB, CPBA
Clock Pulse Inputs
SAB, SBA
Transmit/Receive Inputs
OE
Output Enable Input
DIR
Direction Control Input
Inputs
Data I/O
Function
OE
DIR
CPAB
CPBA
SAB
SBA
A
0
–A
7
B
0
–B
7
H
H
H
L
L
L
L
L
L
L
L
X
X
X
H
H
H
H
L
L
L
L
H or L
H or L
X
X
X
X
L
L
H
H
X
X
X
X
X
X
X
X
X
X
X
L
L
H
H
Isolation
Clock A
n
Data into A Register
Clock B
n
Data into B Register
A
n
to B
n
—
Real Time (Transparent Mode)
Clock A
n
Data into A Register
A Register to B
n
(Stored Mode)
Clock A
n
Data into A Register and Output to B
n
B
n
to A
n
—
Real Time (Transparent Mode)
Clock B
n
Data into B Register
B Register to A
n
(Stored Mode)
Clock B
n
Data into B Register and Output to A
n
Input
Input
X
X
X
X
X
X
X
Input
Output
H or L
X
X
X
X
Output
Input
H or L
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74LVTH646WM | Quadruple Positive-OR Gates With Schmitt-Trigger Inputs 14-SO -40 to 85 |
| 74LVTH652 | Low Voltage Octal Transceiver/Register with 3-STATE Outputs |
| 74LVTH652MTC | Low Voltage Octal Transceiver/Register with 3-STATE Outputs |
| 74LVTH652WM | Low Voltage Octal Transceiver/Register with 3-STATE Outputs |
| 74LVX00MTCX_NL | Low Voltage Quad 2-Input NAND Gate |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74LVTH646MTCX | 功能描述:總線收發(fā)器 Octal Trans/Reg RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| 74LVTH646WM | 功能描述:總線收發(fā)器 Octal Trans/Reg RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| 74LVTH646WM_Q | 功能描述:總線收發(fā)器 Octal Trans/Reg RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| 74LVTH646WMX | 功能描述:總線收發(fā)器 Octal Trans/Reg RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| 74LVTH652_ZBB3026B WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。