參數(shù)資料
型號: 74LVTH16646MEA
廠商: FAIRCHILD SEMICONDUCTOR CORP
元件分類: 通用總線功能
英文描述: Low Voltage 16-Bit Transceiver/Register with 3-STATE Outputs
中文描述: LVT SERIES, DUAL 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56
封裝: 0.300 INCH, MO-118, SSOP-56
文件頁數(shù): 7/9頁
文件大?。?/td> 89K
代理商: 74LVTH16646MEA
7
www.fairchildsemi.com
7
AC Electrical Characteristics
Note 9:
Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The
specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t
OSHL
) or LOW-to-HIGH (t
OSLH
).
Capacitance
(Note 10)
Note 10:
Capacitance is measured at frequency f
=
1 MHz, per MIL-STD-883, Method 3012.
Symbol
Parameter
T
A
=
40
°
C to
+
85
°
C
C
L
=
50 pF, R
L
=
500
V
CC
=
3.3
±
0.3V
Min
Max
150
1.3
5.4
1.3
5.2
Units
V
CC
=
2.7V
Min
150
1.3
1.3
Max
f
MAX
t
PLH
t
PHL
t
PLH
t
PHL
t
PLH
t
PHL
t
PZH
t
PZL
t
PHZ
t
PLZ
t
PZH
t
PZL
t
PHZ
t
PLZ
t
W
t
S
Maximum Clock Frequency
Propagation Delay
CPAB or CPBA to A or B
MHz
5.9
5.8
ns
Propagation Delay
Data to A or B
Propagation Delay
1.0
1.0
1.0
4.4
4.6
4.6
1.0
1.0
1.0
4.7
5.1
5.4
ns
ns
SBA or SAB to A or B
Output Enable Time
1.0
1.0
1.0
4.8
4.7
5.1
1.0
1.0
1.0
5.6
5.4
6.0
ns
OE to A or B
Output Disable Time
2.0
2.0
5.6
5.4
2.0
2.0
6.1
6.1
ns
OE to A or B
Output Enable Time
DIR to A or B
1.0
1.0
4.9
5.4
1.0
1.0
5.4
6.4
ns
Output Disable Time
DIR to A or B
Pulse Duration
1.5
1.5
3.3
6.4
5.4
1.5
1.5
3.3
7.1
5.9
ns
CPAB or CPBA HIGH or LOW
ns
Setup Time
A or B before CPAB or CPBA, Data HIGH
A or B before CPAB or CPBA, Data LOW
A or B after CPAB or CPBA, Data HIGH
1.2
2.0
0.5
1.5
2.8
0.0
ns
t
H
Hold Time
ns
A or B after CPAB or CPBA, Data LOW
0.5
0.5
t
OSHL
t
OSLH
Output to Output Skew (Note 9)
1.0
1.0
1.0
1.0
ns
Symbol
Parameter
Conditions
Typical
Units
C
IN
C
I/O
Input Capacitance
Input/Output Capacitance
V
CC
=
Open, V
I
=
0V or V
CC
V
CC
=
3.0V, V
O
=
0V or V
CC
4
8
pF
pF
相關(guān)PDF資料
PDF描述
74LVTH16646MTD Low Voltage 16-Bit Transceiver/Register with 3-STATE Outputs
74LVTH16652 Octal Bus Transceivers And Registers With 3-State Outputs 24-PDIP -40 to 85
74LVTH16652MEA Low Voltage 16-Bit Transceiver/Register with 3-STATE Outputs
74LVTH16652MTD Octal Bus Transceivers And Registers With 3-State Outputs 24-SOIC -40 to 85
74LVTH16835 Low Voltage 18-Bit Universal Bus Driver with 3-STATE Outputs (Preliminary)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
74LVTH16646MEA_Q 功能描述:總線收發(fā)器 16-Bit Trans/Reg RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel
74LVTH16646MEAX 功能描述:總線收發(fā)器 16-Bit Trans/Reg RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel
74LVTH16646MTD 功能描述:總線收發(fā)器 16-Bit Trans/Reg RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel
74LVTH16646MTD_Q 功能描述:總線收發(fā)器 16-Bit Trans/Reg RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel
74LVTH16646MTDX 功能描述:總線收發(fā)器 16-Bit Trans/Reg RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel