- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360498 > 74LVC2952APWDH (NXP SEMICONDUCTORS) Octal registered tranceiver with 5-volt tolerant inputs/ouputs 3-State PDF資料下載
參數(shù)資料
| 型號： | 74LVC2952APWDH |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 通用總線功能 |
| 英文描述： | Octal registered tranceiver with 5-volt tolerant inputs/ouputs 3-State |
| 中文描述： | LVC/LCX/Z SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO24 |
| 文件頁數(shù)： | 2/11頁 |
| 文件大小： | 101K |
| 代理商： | 74LVC2952APWDH |
Philips Semiconductors
Product specification
74LVC2952A
Octal registered tranceiver with 5-volt tolerant
inputs/ouputs (3-State)
2
1998 Jul 29
853-1993 19803
FEATURES
5-volt tolerant inputs/outputs, for interfacing with 5-volt logic
Wide supply voltage range of 1.2 V to 3.6 V
In accordance with the JEDEC standard no. 8-1 A
Inputs accept voltages up to 5.5 V
CMOS low power consumption
Flow-through pin-out architecture
3-State outputs
Direct interface with TTL levels
Integrated 30 damping resistor
DESCRIPTION
The 74LVC2952A is a low-power, low-voltage, Si-gate CMOS device
and superior to most advanced CMOS compatible TTL families. The
74LVC2952A is an octal non-inverting registered transceiver. Two 8-bit
back to back registers store data flowing in both directions between two
bidirectional busses. Data applied to the inputs is entered and stored on
the rising edge of the clock (CPnn) provided that the clock enable CE
nn
)
is LOW. The data is then present at the 3-State output buffers, but is
only accessible when the output enable input (OE
nn
) is LOW. Data flow
from A inputs to B outputs is the same as for B inputs to A outputs. The
74LVC2952A is identical to the 74LVC2953A but has non-inverting
outputs.
QUICK REFERENCE DATA
GND = 0 V; T
amb
= 25
°
C; t
r
=t
f
≤
2.5 ns
SYMBOL
PARAMETER
CONDITIONS
TYPICAL
UNIT
t
PHL
/t
PLH
Propagation delay
CP
nn
to A
n
, B
n
Maximum clock frequency
C
L
= 50 pF;
V
CC
= 3.3 V
4.3
ns
f
max
C
I
C
I/O
C
PD
NOTE:
1
150
MHz
Input capacitance
5
pF
Input/output capacitance
10
pF
Power dissipation capacitance per buffer
V
CC
= 3.3V
1
31
pF
C
PD
is used to determine the dynamic power dissipation (P
D
in
μ
W)
P
D
= C
PD
×
V
CC2
×
f
i
(C
L
×
V
CC2
×
f
o
) where:
f
i
= input frequency in MHz; C
L
= output load capacity in pF;
f
o
= output frequency in MHz; V
CC
= supply voltage in V;
(C
L
×
V
CC2
×
f
o
) = sum of the outputs.
ORDERING INFORMATION
PACKAGES
TEMPERATURE RANGE
OUTSIDE NORTH AMERICA
NORTH AMERICA
PKG. DWG. #
24-Pin Plastic SO
–40
°
C to +125
°
C
74LVC2952A D
74LVC2952A D
SOT137-1
24-Pin Plastic SSOP Type II
–40
°
C to +125
°
C
74LVC2952A DB
74LVC2952A DB
SOT340-1
24-Pin Plastic TSSOP Type I
–40
°
C to +125
°
C
74LVC2952A PW
74LVC2952APW DH
SOT355-1
PIN CONFIGURATION
SV01716
B
7
B
6
B
5
B
4
B
3
B
2
B
1
B
0
OE
AB
CP
AB
CE
AB
GND
CE
BA
CP
BA
OE
BA
1
2
3
4
5
6
7
8
9
10
11
12
V
CC
A
7
A
6
A
5
A
4
A
3
A
2
A
1
A
0
24
23
22
21
20
19
18
17
16
15
14
13
PIN DESCRIPTION
PIN NUMBER
SYMBOL
FUNCTION
8, 7, 6, 5, 4, 3, 2, 1,
B
0
to B
7
GND
B data inputs/outputs
12
Ground (0 V)
9, 15
OE
AB
,OE
BA
Output enable inputs
(active LOW)
10, 14
CP
AB
, CP
BA
CE
AB
, CE
BA
Clock inputs
11, 13,
Clock enable inputs
16, 17, 18, 19, 20,
21, 22, 23
A
0
to A
7
A data inputs/outputs
24
V
CC
Positive supply voltage
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74LVC2952A | Quadruple 2-Input Positive-OR Gates 14-SOIC -40 to 85 |
| 74LVC2G241 | CABLE 37 COND 100FT SHIELD FLAT |
| 74LVC2G17 | Dual non-inverting Schmitt-trigger with 5 V tolerant input |
| 74LVC2G125 | Dual bus buffer/line driver 3-state |
| 74LVC2G17 | Dual non-inverting Schmitt-trigger with 5 V tolerant input |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74LVC2952APW-T | 功能描述:總線收發(fā)器 3.3V OCTAL REG. BUS XCVR RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| 74LVC2G00DC,125 | 功能描述:邏輯門 DUAL 2-INPUT NAND RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量（輸入/輸出）:2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時(shí)間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel |
| 74LVC2G00DC-G | 功能描述:邏輯門 DUAL 2-INPUT NAND GATE RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量（輸入/輸出）:2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時(shí)間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel |
| 74LVC2G00DC-Q100H | 功能描述:IC GATE NAND 2CH 2-INP 8-VSSOP 制造商:nexperia usa inc. 系列:汽車級，AEC-Q100，74LVC 包裝:帶卷（TR） 零件狀態(tài):在售 邏輯類型:與非門 電路數(shù):2 輸入數(shù):2 特性:- 電壓 - 電源:1.65 V ~ 5.5 V 電流 - 靜態(tài)（最大值）:4μA 電流 - 輸出高，低:32mA，32mA 邏輯電平 - 低:- 邏輯電平 - 高:- 不同 V，最大 CL 時(shí)的最大傳播延遲:3.3ns @ 5V，50pF 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 供應(yīng)商器件封裝:8-VSSOP 封裝/外殼:8-VFSOP（0.091"，2.30mm 寬） 標(biāo)準(zhǔn)包裝:3,000 |
| 74LVC2G00DP,125 | 功能描述:邏輯門 3.3V DUAL 2-INPUT RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量（輸入/輸出）:2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時(shí)間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。