- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360498 > 74LVC163 (NXP Semiconductors N.V.) Presettable synchronous 4-bit binary counter; synchronous reset(同步復位,預置同步4位二進制計數(shù)器) PDF資料下載
參數(shù)資料
| 型號： | 74LVC163 |
| 廠商： | NXP Semiconductors N.V. |
| 元件分類： | 通用總線功能 |
| 英文描述： | Presettable synchronous 4-bit binary counter; synchronous reset(同步復位,預置同步4位二進制計數(shù)器) |
| 中文描述： | 可預置同步4位二進制計數(shù)器，同步復位（同步復位，預置同步4位二進制計數(shù)器） |
| 文件頁數(shù)： | 8/12頁 |
| 文件大?。?/td> | 115K |
| 代理商： | 74LVC163 |
Philips Semiconductors
Product specification
74LVC163
Presettable synchronous 4-bit binary counter;
synchronous reset
1998 May 20
8
AC WAVEFORMS
V
M
= 1.5 V at V
CC
V
M
= 0.5 V
CC
at V
CC
< 2.7 V
V
OL
and V
OH
are the typical output voltage drop that occur with the
output load.
2.7 V
V
M
V
M
1/f
MAX
t
w
t
PLH
t
PHL
CP INPUT
GND
Qn, TC OUTPUT
V
OL
SY00071
V
I
V
OH
Waveform 1. Clock (CP) to outputs (Q
n
, TC) propagation
delays, the clock pulse width and the maximum clock
frequency.
V
M
t
PLH
t
PHL
CET INPUT
TC OUTPUT
V
M
V
I
GND
V
OH
V
OL
SY00072
Waveform 2. Input (CET) to output (TC) propagation delays.
V
M
V
M
t
su
t
su
t
h
t
h
MR
INPUT
GND
CP INPUT
GND
SC0013
V
I
V
I
Waveform 3. Master reset (MR) pulse width, the master reset
to output (Q
n
, TC) propagation delays and the master reset to
clock (CP) removal times.
The shaded areas indicate when the input is permitted
to change for predictable output performance.
t
h
t
h
V
M
V
M
V
M
V
I
V
I
V
I
GND
GND
GND
PE INPUT
CP INPUT
D
n
INPUT
t
SU
t
SU
t
h
t
SU
t
h
t
SU
SC00137
Waveform 4. Setup and hold times for the input (D
n
) and
parallel enable input (PE).
NOTE: The shaded areas indicate when the input is permitted
to change for predictable output performance.
V
M
V
M
V
M
t
su
t
h
t
su
t
h
SC00138
V
I
V
I
GND
GND
CEP, CET
INPUT
CP INPUT
Waveform 5. CEP and CET setup and hold times.
TEST CIRCUIT
SWITCH POSITION
PULSE
GENERATOR
R
T
V
I
D.U.T.
V
O
C
L
V
CC
500
Open
GND
S
1
V
CC
V
I
< 2.7V
V
CC
TEST
S
1
t
PLH/
t
PHL
Open
2.7V
2.7–3.6V
50pF
500
2 * V
CC
SV00903
Waveform 6. Load circuitry for switching times.
相關PDF資料 |
PDF描述 |
|---|---|
| 74LVC169 | Quadruple 2-Line To 1-Line Data Selectors/Multiplexers With 3-State Outputs 16-PDIP -40 to 85 |
| 74LVC169PWDH | Presettable synchronous 4-bit up/down binary counter |
| 74LVC2244 | Octal buffer/line driver with 30 ohm series termination resistors; 5 V input/output tolerant; 3-state |
| 74LVC2244APWDH | Octal buffer/line driver with 30 ohm series termination resistors; 5 V input/output tolerant; 3-state |
| 74LVC2244A | Octal buffer/line driver;with 30Ω series termination resistors; with 5-volt tolerant inputs/outputs (3-State)(帶30Ω系列終端電阻器，5V輸入/輸出容限的八緩沖器/線驅(qū)動器（三態(tài)）) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| 74LVC16344APVG | 制造商:Integrated Device Technology Inc 功能描述:Clock Fanout Buffer 32-OUT 56-Pin SSOP 制造商:IDT from Components Direct 功能描述:74LVC16344APVG, 1-TO-4 ADDRESS/CLOCK DRIVER 3-ST 32-OUT CMOS - Rail/Tube 制造商:IDT 功能描述:IDT 74LVC16344APVG, 1-to-4 Address/Clock Driver 3-ST 32-OUT CMOS 56-Pin SSOP |
| 74LVC16344APVG8 | 制造商:Integrated Device Technology Inc 功能描述:Clock Fanout Buffer 32-OUT 56-Pin SSOP T/R |
| 74LVC16344AX4PA | 制造商:Integrated Device Technology Inc 功能描述: |
| 74LVC16373 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:16-bit D-type transparent latch with 5 Volt tolerant inputs/outputs 3-State |
| 74LVC16373A | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:16-bit D-type transparent latch with 5 V tolerant inputs/outputs; 3-state |
發(fā)布緊急采購，3分鐘左右您將得到回復。