參數(shù)資料
型號(hào): 74LVC109
廠商: NXP Semiconductors N.V.
英文描述: Dual JK flip-flop with set and reset; positive-edge trigger
中文描述: 雙JK觸發(fā)器設(shè)置和復(fù)位觸發(fā)器,積極邊緣觸發(fā)
文件頁(yè)數(shù): 4/10頁(yè)
文件大?。?/td> 103K
代理商: 74LVC109
Philips Semiconductors
Product specification
74LVC109
Dual JK flip-flop with set and reset; positive-edge trigger
1998 Apr 28
4
FUNCTION TABLE
OPERATING MODES
INPUTS
OUTPUTS
nS
D
L
H
L
nR
D
H
L
L
nCP
nJ
nK
nQ
nQ
Asynchronous set
Asynchronous reset
Undetermined
X
X
X
X
X
X
X
X
X
H
L
H
L
H
H
Toggle
Load “0” (reset)
Load “1” (set)
Hold “no change”
NOTES:
H =
HIGH voltage level
h =
HIGH voltage level one set-up time prior to the LOW-to-HIGH CP transition
L =
LOW voltage level
I
=
LOW voltage level one set-up time prior to the LOW-to-HIGH CP transition
q =
lower case letters indicate the state of the referenced output one set-up time prior to the LOW-to-HIGH CP transition.
X =
don’t care
=
LOW-to-HIGH CP transition
H
H
H
H
H
H
H
H
h
l
h
l
l
l
q
L
H
q
q
H
L
q
h
h
RECOMMENDED OPERATING CONDITIONS
SYMBOL
PARAMETER
CONDITIONS
LIMITS
UNIT
MIN
2.7
MAX
3.6
V
CC
DC supply voltage (for max. speed performance)
V
DC supply voltage (for low-voltage applications)
1.2
3.6
V
I
V
O
T
amb
DC input voltage range
0
5.5
V
DC output voltage range
0
V
CC
+85
V
°
C
Operating free-air temperature range
–40
t
r
, t
f
Input rise and fall times
V
CC
= 1.2 to 2.7V
V
CC
= 2.7 to 3.6V
0
0
20
10
ns/V
ABSOLUTE MAXIMUM RATINGS
1
In accordance with the Absolute Maximum Rating System (IEC 134).
Voltages are referenced to GND (ground = 0V).
SYMBOL
PARAMETER
CONDITIONS
RATING
UNIT
V
CC
I
IK
V
I
I
OK
V
O
I
O
DC supply voltage
–0.5 to +6.5
V
DC input diode current
V
I
Note 2
0
–50
mA
DC input voltage
–0.5 to +5.5
V
DC output diode current
V
O
Note 2
V
CC
or V
O
0
50
mA
DC output voltage
–0.5 to V
CC
+0.5
50
V
DC output source or sink current
V
O
= 0 to V
CC
mA
I
GND
, I
CC
T
stg
DC V
CC
or GND current
Storage temperature range
100
mA
°
C
–65 to +150
Power dissipation per package
– plastic mini-pack (SO)
– plastic shrink mini-pack (SSOP and TSSOP)
P
TOT
above +70
°
C derate linearly with 8 mW/K
above +60
°
C derate linearly with 5.5 mW/K
500
500
mW
NOTES:
1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the
device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to
absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
相關(guān)PDF資料
PDF描述
74LVC109PWDH Dual JK flip-flop with set and reset; positive-edge trigger
74LVC10A Octal Bus Transceivers With 3-State Outputs 20-TSSOP -40 to 85
74LVC10APWDH Triple 3-input NAND gate
74LVC10 Triple 3-input NAND gate
74LVC10DB Triple 3-input NAND gate
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
74LVC109ASO 制造商:Integrated Device Technology Inc 功能描述:74LVC109ASO - Bulk
74LVC109AXTDC 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Integrated Device Technology Inc 功能描述:
74LVC109AXTPY 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Integrated Device Technology Inc 功能描述:
74LVC109D 制造商:NXP Semiconductors 功能描述:Flip Flop JK# -Type Pos-Edge 2-Element 16-Pin SO
74LVC109D,112 功能描述:觸發(fā)器 3.3V DUAL JK SET RESET POS RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類(lèi)型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類(lèi)型:CMOS 輸出類(lèi)型: 傳播延遲時(shí)間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel