參數(shù)資料
型號(hào): 74LV4066
廠商: NXP Semiconductors N.V.
英文描述: Quad bilateral switches(四雙向開(kāi)關(guān))
中文描述: 四(四雙向開(kāi)關(guān)雙邊開(kāi)關(guān))
文件頁(yè)數(shù): 2/10頁(yè)
文件大?。?/td> 84K
代理商: 74LV4066
Philips Semiconductors
Product specification
74LV4066
Quad bilateral switches
2
1998 Jun 23
853-2077 19619
FEATURES
Optimized for Low Voltage applications: 1.0V to 6.0V
Accepts TTL input levels between V
CC
= 2.7 V and V
CC
= 3.6 V
Typical V
OLP
(output ground bounce)
<
0.8 V at V
CC
= 3.3 V,
T
amb
= 25
°
C.
Very low typ “ON” resistance:
25 at V
CC
– VEE = 4.5 V
35 at V
CC
– VEE = 3.0 V
60 at V
CC
– VEE = 2.0 V
Output capability: non-standard
I
CC
category: SSI
DESCRIPTION
The 74LV4066 is a low-voltage Si-gate CMOS device that is pin and
function compatible with 74HC/HCT4066.
The 74LV4066 has four independent analog switches. Each switch
has two input/output terminals (nY, nZ) and an active HIGH enable
input (nE). When nE is LOW the corresponding analog switch is
turned off.
The 74LV4066 has an on resistance which is dramatically reduced
in comparison with 74HCT4066.
FUNCTION TABLE
INPUTS
nE
SWITCH
L
H
off
on
NOTES:
H =
L
=
HIGH voltage level
LOW voltage level
QUICK REFERENCE DATA
GND = 0 V; T
amb
= 25
°
C; t
r
=t
f
SYMBOL
2.5 ns
PARAMETER
CONDITIONS
TYPICAL
UNIT
t
PZH
/t
PZL
Turn “ON” time: nE to V
OS
C
L
= 15pF
R
L
= 1K
V
CC
= 3.3V
10
ns
t
PHZ
/t
PLZ
C
I
C
PD
C
S
NOTES:
1. C
PD
is used to determine the dynamic power dissipation (P
D
in
μ
W)
P
D
= C
PD
×
V
CC2
×
f
i
(C
L
×
V
CC2
×
f
o
) where:
f
i
= input frequency in MHz; C
L
= output load capacity in pF;
f
o
= output frequency in MHz; C
s
= maximum switch capacitance in pF;
{
(C
L
+ C
S
)
×
V
CC2
×
F
o
}
= sum of the outputs.
V
= supply voltage in V.
2. The condition is V
I
= GND to V
CC.
Turn “OFF” time: nE to V
OS
Input capacitance
Power dissipation capacitance per switch
Maximum switch capacitances
13
ns
3.5
11
8
pF
pF
pF
Notes 1, 2
ORDERING AND PACKAGE INFORMATION
TYPE NUMBER
PACKAGES
PINS
16
16
16
16
PACKAGE
DIL
SO
SSOP
TSSOP
MATERIAL
Plastic
Plastic
Plastic
Plastic
CODE
SOT27-1
SOT108-1
SOT337-1
SOT402-1
74LV4066N
74LV4066D
74LV4066DB
74LV4066PW
PIN CONFIGURATION
SV01669
12
11
10
9
8
7
6
5
4
3
2
1
13
14
GND
V
CC
1Y
1Z
2Z
2Y
2E
3E
1E
4E
4Y
4Z
3Z
3Y
PIN DESCRIPTION
PIN
NUMBER
SYMBOL
FUNCTION
1, 4, 8, 11
1Y – 4Y
Independent inputs/outputs
2, 3, 9, 10
1Z – 4Z
Independent inputs/outputs
13, 5, 6, 12
1E to 4E
Enable input (active HIGH)
7
GND
Ground (0V)
14
V
CC
Positive supply voltage
相關(guān)PDF資料
PDF描述
74LV4094 8-stage shift-and-store bus register(8級(jí)移位--存儲(chǔ)總線寄存器)
74LV423D Dual retriggerable monostable multivibrator with reset
74LV423DB Dual retriggerable monostable multivibrator with reset
74LV423N Dual retriggerable monostable multivibrator with reset
74LV423PW Dual retriggerable monostable multivibrator with reset
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
74LV4066_2005 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Quad bilateral swiches
74LV4066A 制造商:TI 制造商全稱:Texas Instruments 功能描述:QUADRUPLE BILATERAL ANALOG SWITCHES
74LV4066D 功能描述:模擬開(kāi)關(guān) IC QUAD BILATERAL SWITCH RoHS:否 制造商:Texas Instruments 開(kāi)關(guān)數(shù)量:2 開(kāi)關(guān)配置:SPDT 開(kāi)啟電阻(最大值):0.1 Ohms 切換電壓(最大): 開(kāi)啟時(shí)間(最大值): 關(guān)閉時(shí)間(最大值): 工作電源電壓:2.7 V to 4.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-16
74LV4066D,112 功能描述:模擬開(kāi)關(guān) IC QUAD BILATERAL RoHS:否 制造商:Texas Instruments 開(kāi)關(guān)數(shù)量:2 開(kāi)關(guān)配置:SPDT 開(kāi)啟電阻(最大值):0.1 Ohms 切換電壓(最大): 開(kāi)啟時(shí)間(最大值): 關(guān)閉時(shí)間(最大值): 工作電源電壓:2.7 V to 4.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-16
74LV4066D,118 功能描述:模擬開(kāi)關(guān) IC QUAD BILATERAL SWITCH RoHS:否 制造商:Texas Instruments 開(kāi)關(guān)數(shù)量:2 開(kāi)關(guān)配置:SPDT 開(kāi)啟電阻(最大值):0.1 Ohms 切換電壓(最大): 開(kāi)啟時(shí)間(最大值): 關(guān)閉時(shí)間(最大值): 工作電源電壓:2.7 V to 4.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-16