- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359515 > 74HCT158N (NXP SEMICONDUCTORS) Quad 2-input multiplexer; inverting PDF資料下載
參數(shù)資料
| 型號(hào)： | 74HCT158N |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 編、解碼器及復(fù)用、解復(fù)用 |
| 英文描述： | Quad 2-input multiplexer; inverting |
| 中文描述： | HCT SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, INVERTED OUTPUT, PDIP16 |
| 封裝： | SOT-38-1, DIP-16 |
| 文件頁數(shù)： | 2/7頁 |
| 文件大?。?/td> | 44K |
| 代理商： | 74HCT158N |
December 1990
2
Philips Semiconductors
Product specification
Quad 2-input multiplexer; inverting
74HC/HCT158
FEATURES
Inverting data path
Output capability: standard
I
CC
category: MSI
GENERAL DESCRIPTION
The 74HC/HCT158 are high-speed Si-gate CMOS devices
and are pin compatible with low power Schottky TTL
(LSTTL). They are specified in compliance with JEDEC
standard no. 7A.
The 74HC/HCT158 are quad 2-input multiplexers which
select 4 bits of data from two sources and are controlled by
a common data select input (S). The four outputs present
the selected data in the inverted form. The enable input (E)
is active LOW.
When E is HIGH, all the outputs (1Y to 4Y) are forced
HIGH regardless of all other input conditions.
Moving the data from two groups of registers to four
common output buses is a common use of the “158”. The
state of S determines the particular register from which the
data comes. It can also be used as a function generator.
The device is useful for implementing highly irregular logic
by generating any four of the 16 different functions of two
variables with one variable common.
The ”158” is the logic implementation of a 4-pole,
2-position switch, where the position of the switch is
determined by the logic levels applied to S.
The logic equations for the output are:
1Y = E.(1l
1
.S
+
1l
0
.S)
2Y = E.(2l
1
.S
+
2l
0
.S)
3Y = E.(3l
1
.S
+
3l
0
.S)
4Y = E.(4l
1
.S
+
4l
0
.S)
The “158” is identical to the “157” but has inverting outputs.
QUICK REFERENCE DATA
GND = 0 V; T
amb
= 25
°
C; t
r
= t
f
= 6 ns
Notes
1.
C
PD
is used to determine the dynamic power dissipation (P
D
in
μ
W):
P
D
= C
PD
×
V
CC2
×
f
i
+ ∑
(C
L
×
V
CC2
×
f
o
) where:
f
i
= input frequency in MHz
f
o
= output frequency in MHz
∑
(C
L
×
V
CC2
×
f
o
) = sum of outputs
C
L
= output load capacitance in pF
V
CC
= supply voltage in V
For HC the condition is V
I
= GND to V
CC
For HCT the condition is V
I
= GND to V
CC
1.5 V
2.
ORDERING INFORMATION
See
“74HC/HCT/HCU/HCMOS Logic Package Information”
.
SYMBOL
PARAMETER
CONDITIONS
TYPICAL
UNIT
HC
HCT
t
PHL
/ t
PLH
propagation delay
nI
0
, nI
1
to nY
E to nY
S to nY
input capacitance
power dissipation capacitance per multiplexer
C
L
= 15 pF; V
CC
= 5 V
12
14
14
3.5
40
13
16
16
3.5
40
ns
ns
ns
pF
pF
C
I
C
PD
notes 1 and 2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74ACT11827 | 10-WIDE BUFFER/LINE DRIVER (3-STATE) |
| 74ACT11827D | 10-WIDE BUFFER/LINE DRIVER (3-STATE) |
| 74ACT11827N | 10-WIDE BUFFER/LINE DRIVER (3-STATE) |
| 74HCT2G02 | Dual 2-input NOR gate |
| 74HCT14 | Hex inverting Schmitt trigger |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74HCT158N 91 | 制造商:n/a 功能描述:74HCT158 |
| 74HCT158N91 | 制造商:n/a 功能描述:74HCT158 |
| 74HCT160D | 功能描述:計(jì)數(shù)器 IC SYNC. 4-BIT DECADE COUNTER RoHS:否 制造商:NXP Semiconductors 計(jì)數(shù)器類型:Binary Counters 邏輯系列:74LV 位數(shù):10 計(jì)數(shù)法: 計(jì)數(shù)順序: 工作電源電壓:1 V to 5.5 V 工作溫度范圍:- 40 C to + 125 C 封裝 / 箱體:SOT-109 封裝:Reel |
| 74HCT160D,652 | 功能描述:計(jì)數(shù)器 IC SYNC. 4-BIT DECADE RoHS:否 制造商:NXP Semiconductors 計(jì)數(shù)器類型:Binary Counters 邏輯系列:74LV 位數(shù):10 計(jì)數(shù)法: 計(jì)數(shù)順序: 工作電源電壓:1 V to 5.5 V 工作溫度范圍:- 40 C to + 125 C 封裝 / 箱體:SOT-109 封裝:Reel |
| 74HCT160D,653 | 功能描述:計(jì)數(shù)器 IC SYNC. 4-BIT DECADE RoHS:否 制造商:NXP Semiconductors 計(jì)數(shù)器類型:Binary Counters 邏輯系列:74LV 位數(shù):10 計(jì)數(shù)法: 計(jì)數(shù)順序: 工作電源電壓:1 V to 5.5 V 工作溫度范圍:- 40 C to + 125 C 封裝 / 箱體:SOT-109 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。