![](http://datasheet.mmic.net.cn/230000/74F164_datasheet_15562957/74F164_2.png)
Philips Semiconductors
Product specification
74F164
8-bit serial-in parallel-out shift register
2
1995 Sep 22
853-0348 15794
FEATURES
Gated serial data inputs
Typical shift frequency of 100MHz
Asynchronous Master Reset
Buffered clock and data inputs
Fully synchronous data transfer
Industrial temperature range available (–40
°
C to +85
°
C)
DESCRIPTION
The 74F164 is an 8-bit edge-triggered shift register with serial data
entry and an output from each of the eight stages. Data is entered
through one of two inputs (Dsa, Dsb); either input can be used as an
active High enable for data entry through the other input. Both inputs
must be connected together or an unused input must be tied High.
Data shifts one place to the right on each Low-to-High transition of
the clock (CP) input, and enters into Q0 the logical AND of the two
data inputs (Dsa, Dsb) that existed one setup time before the rising
edge. A Low level on the Master Reset (MR) input overrides all
other inputs and clears the register asynchronously, forcing all
outputs Low.
PIN CONFIGURATION
14
13
12
11
10
9
8
7
6
5
4
3
2
1
SF00717
Dsa
Dsb
Q0
Q1
Q2
Q3
GND
V
CC
Q7
Q6
Q5
Q4
MR
CP
TYPE
TYPICAL f
max
TYPICAL SUPPLY
CURRENT (TOTAL)
74F164
100MHz
33mA
ORDERING INFORMATION
ORDER CODE
DRAWING
NUMBER
DESCRIPTION
COMMERCIAL RANGE
V
CC
= 5V
±
10%, T
amb
= 0
°
C to +70
°
C
74F164N
INDUSTRIAL RANGE
V
CC
= 5V
±
10%, T
amb
= –40
°
C to +85
°
C
I74F164N
14-pin plastic DIP
SOT27-1
14-pin plastic SO
74F164D
I74F164D
SOT108-1
INPUT AND OUTPUT LOADING AND FAN OUT TABLE
PINS
DESCRIPTION
74F (U.L.)
HIGH/LOW
LOAD VALUE
HIGH/LOW
20
μ
A/0.6mA
Dsa, Dsb
Data inputs
1.0/1.0
CP
Clock pulse input (active rising edge)
1.0/1.0
20
μ
A/0.6mA
20
μ
A/0.6mA
MR
Master reset input (active-Low)
1.0/1.0
Q0 – Q7
Data outputs
50/33
1.0mA/20mA
One (1.0) FAST unit load is defined as: 20
μ
A in the High state and 0.6mA in the Low state.
LOGIC SYMBOL
Dsa
Dsb
Q0
1
2
V
= Pin 14
GND = Pin 7
Q1 Q3 Q4 Q0 Q1 Q3 Q4
CP
MR
8
9
SF00713
3
4
5
6 10
11
12 13
IEC/IEEE SYMBOL
1
2
SRG8
&
R
C1/
→
8
9
1D
SF00714
3
4
5
6
10
11
12
13