- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360423 > 74F113PC (FAIRCHILD SEMICONDUCTOR CORP) Dual JK Negative Edge-Triggered Flip-Flop PDF資料下載
參數(shù)資料
| 型號(hào)： | 74F113PC |
| 廠商： | FAIRCHILD SEMICONDUCTOR CORP |
| 元件分類： | 通用總線功能 |
| 英文描述： | Dual JK Negative Edge-Triggered Flip-Flop |
| 中文描述： | F/FAST SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP14 |
| 封裝： | 0.300 INCH, PLASTIC, MS-001, DIP-14 |
| 文件頁數(shù)： | 3/10頁 |
| 文件大?。?/td> | 81K |
| 代理商： | 74F113PC |
Philips Semiconductors
Product specification
74F113
Dual J-K negative edge-triggered flip-flops
without reset
1996 Mar 14
3
LOGIC DIAGRAM
V
=
Pin 14
GND = Pin 7
Q
J
CP
1, 13
K
2, 12
4, 10
5, 9
Q
SD
6, 8
3, 11
SF00143
FUNCTION TABLE
INPUTS
OUTPUTS
OPERATING MODE
SD
CP
J
K
Q
Q
L
X
X
X
H
L
Asynchronous set
H
↓
h
h
q
q
Toggle
H
↓
h
l
H
L
Load ”1” (set)
H
↓
l
h
L
H
Load ”0” (reset)
H
↓
l
l
q
q
Hold ’no change”
NOTES:
H =
h
=
High-voltage level
High-voltage level one setup time prior to high-to-low
clock transition
Low-voltage level
Low-voltage level one setup time prior to high-to-low clock
transition
Lower case indicate the state of the referenced output
prior to the high-to-low clock transition
Don’t care
high-to-low clock transition
L
l
=
=
q
=
X =
↓
=
ABSOLUTE MAXIMUM RATINGS
(Operation beyond the limits set forth in this table may impair the useful life of the device.
Unless otherwise noted these limits are over the operating free-air temperature range.)
SYMBOL
PARAMETER
RATING
UNIT
V
CC
V
IN
I
IN
V
OUT
I
OUT
Supply voltage
–0.5 to +7.0
V
Input voltage
–0.5 to +7.0
V
Input current
–30 to +5
mA
Voltage applied to output in High output state
–0.5 to V
CC
40
V
Current applied to output in Low output state
mA
T
amb
Operating free air temperature range
Operating free-air temperature range
Commercial range
0 to +70
°
C
Industrial range
–40 to +85
°
C
°
C
T
stg
Storage temperature range
–65 to +150
RECOMMENDED OPERATING CONDITIONS
SYMBOL
PARAMETER
LIMITS
UNIT
MIN
NOM
MAX
V
CC
V
IH
V
IL
I
IK
I
OH
I
OL
Supply voltage
4.5
5.0
5.5
V
High-level input voltage
2.0
V
Low-level input voltage
0.8
V
Input clamp current
–18
mA
High-level output current
–1
mA
Low-level output current
20
mA
T
amb
Operating free air temperature range
Operating free-air temperature range
Commercial range
0
+70
°
C
°
C
Industrial range
–40
+85
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74F113SC | Dual JK Negative Edge-Triggered Flip-Flop |
| 74F113SJ | Dual JK Negative Edge-Triggered Flip-Flop |
| 74F11DC | Triple 3-input AND Gate |
| 54F11FMQB | Triple 3-input AND Gate |
| 54F11LMQB | Low-Power Dual-/Triple-Voltage SC70 µP Supervisory Circuits |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74F113SC | 功能描述:觸發(fā)器 Dual J-K Flip-Flop RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時(shí)間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel |
| 74F113SCX | 功能描述:觸發(fā)器 Dual J-K Flip-Flop RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時(shí)間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel |
| 74F113SJ | 功能描述:觸發(fā)器 Dual J-K Flip-Flop RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時(shí)間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel |
| 74F113SJX | 功能描述:觸發(fā)器 Dual J-K Flip-Flop RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時(shí)間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel |
| 74F114 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Dual JK Negative Edge-Triggered Flip-Flop with Common Clocks and Clears |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。