參數(shù)資料
型號(hào)： 74F109PC
廠商： FAIRCHILD SEMICONDUCTOR CORP
元件分類： 通用總線功能
英文描述： Dual JK Positive Edge-Triggered Flip-Flop
中文描述： F/FAST SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16
封裝： 0.300 INCH, PLASTIC, MS-001, DIP-16
文件頁(yè)數(shù)： 3/10頁(yè)
文件大?。?/td> 85K
代理商： 74F109PC
Philips Semiconductors
Product specification
74F109
Postive J-K positive edge-triggered flip-flops
October 23, 1990
3
LOGIC DIAGRAM
V
= Pin 16
GND = Pin 8
K
Q
Q
CP
4, 12
3, 13
6, 10
7, 9
2, 14
5, 11
1, 15
SD
RD
J
SF00138
FUNCTION TABLE
INPUTS
OUTPUTS
OPERATING MODE
SD
RD
CP
J
K
Q
Q
L
H
X
X
X
H
L
Asynchronous set
H
L
X
X
X
L
H
Asynchronous reset
L
L
X
X
X
H
H
Undetermined*
H
H
↑
↑
↑
↑
↑
X
X
q
q
Hold
H
H
h
l
q
q
Toggle
H
H
h
h
H
L
Load ”1” (set)
H
H
l
l
L
H
Load ”0” (reset)
H
H
l
h
q
q
Hold ’no change”
NOTES:
H =
h
=
High-voltage level
High-voltage level one setup time prior to low-to-high
clock transition
Low-voltage level
Low-voltage level one setup time prior to low-to-high
clock transition
Lower case indicate the state of the referenced output
prior to the low-to-high clock transition
Don’t care
Low-to-high clock transition
Not low-to-high clock transition
Both outputs will be high if both SD and RD go low
simultaneously
L
l
=
=
q
=
X =
↑
↑
*
=
=
=
ABSOLUTE MAXIMUM RATINGS
(Operation beyond the limit set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the
operating free air temperature range.)
SYMBOL
PARAMETER
RATING
UNIT
V
CC
Supply voltage
–0.5 to +7.0
V
V
IN
Input voltage
–0.5 to +7.0
V
I
IN
Input current
–30 to +5
mA
V
OUT
Voltage applied to output in High output state
–0.5 to V
CC
V
I
OUT
Current applied to output in Low output state
40
mA
T
amb
Operating free air temperature range
Operating free-air temperature range
Commercial range
0 to +70
°
C
Industrial range
–40 to +85
°
C
T
stg
Storage temperature range
–65 to +150
°
C
RECOMMENDED OPERATING CONDITIONS
SYMBOL
PARAMETER
LIMITS
UNIT
MIN
NOM
MAX
V
CC
Supply voltage
4.5
5.0
5.5
V
V
IN
High-level input voltage
2.0
V
V
IL
Low-level input voltage
0.8
V
I
IK
Input clamp current
–18
mA
I
OH
High-level output current
–1
mA
I
OL
Low-level output current
20
mA
T
amb
Operating free air temperature range
Operating free-air temperature range
Commercial range
0
+70
°
C
Industrial range
–40
+85
°
C
相關(guān)PDF資料
PDF描述
74F109SC Dual JK Positive Edge-Triggered Flip-Flop
74F109SJ Dual JK Positive Edge-Triggered Flip-Flop
74F112 Dual J-K negative edge-triggered flip-flop
74F112 Dual JK Negative Edge-Triggered Flip-Flop
74F112PC Dual JK Negative Edge-Triggered Flip-Flop
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
74F109PC_Q 功能描述:觸發(fā)器 Dual J-K Flip-Flop RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時(shí)間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel
74F109PCFSC84 制造商:Fairchild Semiconductor 功能描述:74F109N
74F109SC 功能描述:觸發(fā)器 Dual J-K Flip-Flop RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時(shí)間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel
74F109SC_Q 功能描述:觸發(fā)器 Dual J-K Flip-Flop RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時(shí)間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel
74F109SCX 功能描述:觸發(fā)器 Dual J-K Flip-Flop RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時(shí)間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*