參數(shù)資料
型號(hào): 74ALS112AD
廠商: NXP SEMICONDUCTORS
元件分類(lèi): 通用總線功能
英文描述: Dual J-K negative edge-triggered flip-flop
中文描述: ALS SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16
封裝: PLASTIC, SO-16
文件頁(yè)數(shù): 6/10頁(yè)
文件大?。?/td> 92K
代理商: 74ALS112AD
Philips Semiconductors
Product specification
74ALS112A
Dual J-K negative edge-triggered flip-flop
1996 Jun 27
6
AC WAVEFORMS
For all waveforms, V
M
= 1.3V.
The sahded areas indicate when the input is permitted to change for predictable output performance.
V
M
V
M
CPn
V
M
V
M
V
M
V
M
V
M
V
M
t
su
(H)
t
h
(H)
Jn, Kn
Qn
V
M
t
w
(L)
1/f
max
t
su
(L)
t
h
(L)
V
M
V
M
t
PLH
Qn
t
w
(H)
t
PHL
t
PHL
t
PLH
SC00136
Waveform 1.
Frequency
Propagation Delay for Data to Output, Data Setup Time and Hold Times, Clock Pulse Width, and Maximum Clock
V
M
CPn
Qn
V
M
V
M
Qn
t
PHL
t
PLH
SDn
V
M
V
M
t
w
(L)
SC00049
Jn, Kn
t
REC
Waveform 2.
Set Pulse Width, and Recovery Time for Set to Clock
Propagation Delay for Set to Output,
V
M
CPn
Qn
V
M
V
M
Qn
t
PLH
t
PHL
RDn
V
M
V
M
t
w
(L)
SC00050
Jn, Kn
t
REC
Waveform 3.
Reset Pulse Width, and Recovery Time for Reset to Clock
Propagation Delay for Reset to Output,
相關(guān)PDF資料
PDF描述
74ALS112AN Dual J-K negative edge-triggered flip-flop
74ALS11AD Triple 3-Input AND gate
74ALS11A Triple 3-Input AND gate(三3輸入與門(mén))
74ALS11AN Triple 3-Input AND gate
74ALS138D 1-of-8 decoder/demultiplexer
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
74ALS112AN 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:Dual J-K negative edge-triggered flip-flop
74ALS11A 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:Triple 3-Input AND gate
74ALS11AD 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:Triple 3-Input AND gate
74ALS11AN 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:Triple 3-Input AND gate
74ALS133 制造商:FAIRCHILD 制造商全稱(chēng):Fairchild Semiconductor 功能描述:13-Input NAND Gate