- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382820 > 74ACT818 (Fairchild Semiconductor Corporation) Two 1-Bit LVTTL/GTLP Adj-Edge-Rate Bus Xcvrs w Split LVTTL Port, Fdbk Path and Selectable Polarity 20-TVSOP -40 to 85 PDF資料下載
參數(shù)資料
| 型號(hào)： | 74ACT818 |
| 廠商： | Fairchild Semiconductor Corporation |
| 英文描述： | Two 1-Bit LVTTL/GTLP Adj-Edge-Rate Bus Xcvrs w Split LVTTL Port, Fdbk Path and Selectable Polarity 20-TVSOP -40 to 85 |
| 中文描述： | 8位診斷登記 |
| 文件頁(yè)數(shù)： | 2/6頁(yè) |
| 文件大?。?/td> | 55K |
| 代理商： | 74ACT818 |
www.fairchildsemi.com
2
7
Pin Descriptions
Functional Description
Data transfers into the diagnostic register occur on the
LOW-to-HIGH transition of DCLK. Mode and SDI deter-
mine what data source will be loaded. The pipeline register
is loaded on the LOW-to-HIGH transition of PCLK. Mode
selects whether the data source is the data input or the
diagnostic register output. Because of the independence of
the clock inputs, data can be shifted in the diagnostic regis-
ter via DCLK and loaded into the pipeline register from the
data input via PCLK simultaneously, as long as no setup or
hold times are violated. This simultaneous operation is
legal.
Function Table
H
=
HIGH Voltage Level
L
=
LOW Voltage Level
X
=
Immaterial
=
LOW-to-HIGH Clock Transition
Diagnostic Register
Block Diagram
Pin Names
Description
D
0
–
D
7
SDI
Data Inputs
Serial Data Input
DCLK
Diagnostics Clock
MODE
Control Input
PCLK
Pipeline Register Clock
OEY
Output Enable Input
SDO
Serial Data Output
Y
0
–
Y
7
Data Outputs
Inputs
Outputs
Operation
SDI
X
MODE DCLK PCLK
L
SDO
S7
Diagnostic Reg.
SI
<
SI
1,
SO
<
SD
I
NA
SI
<
YI
Pipeline Reg.
NA
X
Serial Shift; D
7
–
D
0
Disabled
X
L
L
H
X
S7
L
PI
<
DI
NA
Normal Load Pipeline Register
Load Diagnostic Register from Y;
DI Disabled
Load Pipeline Register from
Diagnostic Register
Hold Diagnostic Register; DI
Enabled
X
X
H
X
SDI
NA
PI
<
SI
H
H
X
H
Hold
NA
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74ACT818SPC | Two 1-Bit LVTTL/GTLP Adj-Edge-Rate Bus Xcvrs w Split LVTTL Port, Fdbk Path and Selectable Polarity 20-SOIC -40 to 85 |
| 74ACTQ02 | CONNECTOR ACCESSORY |
| 74ACTQ02PC | CONNECTOR ACCESSORY |
| 74ACTQ02SC | CONNECTOR ACCESSORY |
| 74ACTQ02SJ | Quad 2-Input NOR Gate |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74ACT818 WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| 74ACT818SPC | 功能描述:寄存器 8-Bit Diagnostic Reg RoHS:否 制造商:NXP Semiconductors 邏輯類型:CMOS 邏輯系列:HC 電路數(shù)量:1 最大時(shí)鐘頻率:36 MHz 傳播延遲時(shí)間: 高電平輸出電流:- 7.8 mA 低電平輸出電流:7.8 mA 電源電壓-最大:6 V 最大工作溫度:+ 125 C 封裝 / 箱體:SOT-38 封裝:Tube |
| 74ACT821MTCX | 功能描述:觸發(fā)器 10-Bit D Flip-Flop RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時(shí)間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel |
| 74ACT821SC | 功能描述:觸發(fā)器 10-Bit D Flip-Flop RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時(shí)間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel |
| 74ACT821SCX | 功能描述:觸發(fā)器 10-Bit D Flip-Flop RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時(shí)間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。