- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382820 > 74ACT2708 (Fairchild Semiconductor Corporation) 64 x 9 First-In, First-Out Memory PDF資料下載
參數(shù)資料
| 型號： | 74ACT2708 |
| 廠商： | Fairchild Semiconductor Corporation |
| 英文描述： | 64 x 9 First-In, First-Out Memory |
| 中文描述： | 64 × 9先入先出存儲器 |
| 文件頁數(shù)： | 3/13頁 |
| 文件大?。?/td> | 95K |
| 代理商： | 74ACT2708 |
3
www.fairchildsemi.com
7
Functional Description
INPUTS
Data Inputs (D
0
–D
8
)
Data inputs for 9-bit wide data are TTL-compatible. Word
width can be reduced by trying unused inputs to ground
and leaving the corresponding outputs open.
Reset (MR)
Reset is accomplished by pulsing the MR input LOW. Dur-
ing normal operation MR is HIGH. A reset is required after
power up to guarantee correct operation. On reset, the
data outputs go LOW, IR goes HIGH, OR goes LOW, FH
and FULL go LOW. During reset, both internal read and
write pointers are set to the first location in the array.
Shift-In (SI)
Data is written into the FIFO by pulsing SI HIGH. When
Shift-In goes HIGH, the data is loaded into an internal data
latch. Data setup and hold times need to be adhered to
with respect to the falling edge of SI. The write cycle is
complete after the falling edge of SI. The shift-in is inde-
pendent of any ongoing shift-out operation. After the first
word has been written into the FIFO, the falling edge of SI
makes HF go HIGH, indicating a non-empty FIFO. The first
data word appears at the output after the falling edge of SI.
After half the memory is filled, the next rising edge of SI
makes FULL go HIGH indicating a half-full FIFO. When the
FIFO is full, any further shift-ins are disabled.
When the FIFO is empty and OE is LOW, the falling edge
of the first SI will cause the first data word just shifted-in to
appear at the output, even though SO may be LOW.
Shift-Out (SO)
Data is read from the FIFO by the Shift-Out signal provided
the FIFO is not empty. SO going HIGH causes OR to go
LOW indicating that output stage is busy. On the falling
edge of SO, new data reaches the output after propagation
delay t
D
. If the last data has been shifted-out of the mem-
ory, OR continues to remain LOW, and the last word
shifted-out remains on the output pins.
Output Enable (OE)
OE LOW enables the 3-STATE output buffers. When OE is
HIGH, the outputs are in a 3-STATE mode.
OUTPUTS
Data Outputs (O
0
–O
8
)
Data outputs are enabled when OE is LOW and in the 3-
STATE condition when OE is HIGH.
Input Ready (IR)
IR HIGH indicates data can be shifted-in. When SI goes
HIGH, IR goes LOW, indicating input stage is busy. IR
stays LOW when the FIFO is full and goes HIGH after the
falling edge of the first shift-out.
Output Ready (OR)
OR HIGH indicates data can be shifted-out from the FIFO.
When SO goes HIGH, OR goes LOW, indicating output
stage is busy. OR is LOW when the FIFO is reset or empty
and goes HIGH after the falling edge of the first shift-in.
Half-Full (HF)
This status flag along with the FULL status flag indicates
the degree of fullness of the FIFO. On reset, HF is LOW; it
rises on the falling edge of the first SI. The rising edge of
the SI pulse that fills up the FIFO makes HF go LOW.
Going from the empty to the full state with SO LOW, the
falling edge of the first SI causes HF to go HIGH, the rising
edge of the 33rd SI causes FULL to go HIGH, and the ris-
ing edge of the 64th SI causes HF to go LOW.
When the FIFO is full, HF is LOW and the falling edge of
the first shift-out causes HF to go HIGH indicating a “non-
full” FIFO.
Full Flag (FULL)
This status flag along with the HF status flag indicates the
degree of fullness of the FIFO. On reset, FULL is LOW.
When half the memory is filled, on the rising edge of the
next SI, the FULL flag goes HIGH. It remains set until the
difference between the write pointer and the read pointer is
less than or equal to one-half of the total memory of the
device. The FULL flag then goes LOW on the rising edge of
the next SO.
Status Flags Truth Table
H
=
HIGH Voltage Level
L
=
LOW Voltage Level
Reset Truth Table
H
=
HIGH Voltage Level
L
=
LOW Voltage Level
X
=
Immaterial
HF
L
L
H
H
FULL
L
H
L
H
Status Flag Condition
Empty
Full
<
32 Locations Filled
≥
32 Locations Filled
Inputs
Outputs
MR
SI
SO
IR
OR
HF
FULL O
0
–O
8
H
X
X
X
X
X
X
X
L
X
X
H
L
L
L
L
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74ACT2708PC | 64 x 9 First-In, First-Out Memory |
| 74ACT818 | Two 1-Bit LVTTL/GTLP Adj-Edge-Rate Bus Xcvrs w Split LVTTL Port, Fdbk Path and Selectable Polarity 20-TVSOP -40 to 85 |
| 74ACT818SPC | Two 1-Bit LVTTL/GTLP Adj-Edge-Rate Bus Xcvrs w Split LVTTL Port, Fdbk Path and Selectable Polarity 20-SOIC -40 to 85 |
| 74ACTQ02 | CONNECTOR ACCESSORY |
| 74ACTQ02PC | CONNECTOR ACCESSORY |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74ACT2708 WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| 74ACT2708PC | 功能描述:先進先出 64x9 (先進先出) Memory RoHS:否 制造商:IDT 電路數(shù)量: 數(shù)據(jù)總線寬度:18 bit 總線定向:Unidirectional 存儲容量:4 Mbit 定時類型:Synchronous 組織:256 K x 18 最大時鐘頻率:100 MHz 訪問時間:10 ns 電源電壓-最大:3.6 V 電源電壓-最小:6 V 最大工作電流:35 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-80 封裝: |
| 74ACT273B | 功能描述:觸發(fā)器 USE 512-74ACT273PC RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel |
| 74ACT273DWG | 制造商: 功能描述: 制造商:undefined 功能描述: |
| 74ACT273DWR2 | 制造商: 功能描述: 制造商:undefined 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。