- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375057 > 74ABT373CSJ (FAIRCHILD SEMICONDUCTOR CORP) Octal Transparent Latch with 3-STATE Outputs PDF資料下載
參數(shù)資料
| 型號(hào)： | 74ABT373CSJ |
| 廠商： | FAIRCHILD SEMICONDUCTOR CORP |
| 元件分類： | 通用總線功能 |
| 英文描述： | Octal Transparent Latch with 3-STATE Outputs |
| 中文描述： | ABT SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20 |
| 封裝： | 5.30 MM,LEAD FREE, EIAJ TYPE2, SOP-20 |
| 文件頁數(shù)： | 5/11頁 |
| 文件大小： | 119K |
| 代理商： | 74ABT373CSJ |
5
www.fairchildsemi.com
7
Extended AC Electrical Characteristics
(SOIC Package)
Note 8:
This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase
(i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.).
Note 9:
This specification is guaranteed but not tested. The limits represent propagation delay with 250 pF load capacitors in place of the 50 pF load capac-
itors in the standard AC load. This specification pertains to single output switching only.
Note 10:
This specification is guaranteed but not tested. The limits represent propagation delays for all paths described switching in phase
(i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.) with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load.
Note 11:
The 3-STATE delay times are dominated by the RC network (500
, 250 pF) on the output and has been excluded from the datasheet.
Skew
(SOIC Package)
Note 12:
This specification is guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load
capacitors in the standard AC load.
Note 13:
This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase
(i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.).
Note 14:
Skew is defined as the absolute value of the difference between the actual propagation delays for any two separate outputs of the same device.
The specification applies to any outputs switching HIGH-to-LOW (t
OSHL
), LOW-to-HIGH (t
OSLH
), or any combination switching LOW-to-HIGH and/or
HIGH-to-LOW (t
OST
). This specification is guaranteed but not tested.
Note 15:
Propagation delay variation is for a given set of conditions (i.e., temperature and V
CC
) from device to device. This specification is guaranteed but
not tested.
Note 16:
This describes the difference between the delay of the LOW-to-HIGH and the HIGH-to-LOW transition on the same pin. It is measured across all
the outputs (drivers) on the same chip, the worst (largest delta) number is the guaranteed specification. This specification is guaranteed but not tested.
Capacitance
Note 17:
C
OUT
is measured at frequency f
=
1 MHz, per MIL-STD-883, Method 3012.
Symbol
Parameter
T
A
=
40
°
C to
+
85
°
C
V
CC
=
4.5V to 5.5V
C
L
=
50 pF
8 Outputs Switching
(Note 8)
Min
1.5
1.5
1.5
T
A
=
40
°
C to
+
85
°
C
V
CC
=
4.5V to 5.5V
C
L
=
250 pF
T
A
=
40
°
C to
+
85
°
C
V
CC
=
4.5V to 5.5V
C
L
=
250 pF
8 Outputs Switching
(Note 10)
Min
2.0
2.0
2.0
Units
(Note 9)
Max
5.2
5.2
5.5
Min
2.0
2.0
2.0
Max
6.8
6.8
7.5
Max
9.0
9.0
9.5
t
PLH
t
PHL
t
PLH
t
PHL
t
PZH
t
PZL
t
PHZ
t
PZL
Propagation Delay
D
n
to O
n
Propagation Delay
ns
ns
LE to O
n
Output Enable Time
1.5
1.5
1.5
5.5
6.2
6.2
2.0
2.0
2.0
7.5
8.0
8.0
2.0
2.0
2.0
9.5
10.5
10.5
ns
Output Disable Time
1.0
1.0
5.5
5.5
(Note 11)
(Note 11)
ns
Symbol
Parameter
T
A
=
40
°
C to
+
85
°
C
V
CC
=
4.5V–5.5V
C
L
=
50 pF
8 Outputs Switching
(Note 12)
Max
1.0
1.0
1.4
T
A
=
40
°
C to
+
85
°
C
V
CC
=
4.5V–5.5V
C
L
=
250 pF
8 Outputs Switching
(Note 13)
Max
1.5
1.5
3.5
Units
t
OSHL
(Note 14)
t
OSLH
(Note 14)
t
PS
(Note 16)
t
OST
(Note 14)
t
PV
(Note 15)
Pin to Pin Skew, HL Transitions
Pin to Pin Skew, LH Transitions
Duty Cycle, LH
–
HL Skew
ns
ns
ns
Pin to Pin Skew, LH/HL Transitions
Device to Device Skew, LH/HL Transitions
1.5
2.0
3.9
4.0
ns
ns
Symbol
Parameter
Typ
Units
Conditions
(T
A
=
25
°
C)
C
IN
C
OUT
(Note 17)
Input Capacitance
Output Capacitance
5
9
pF
pF
V
CC
=
0V
V
CC
=
5.0V
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74ABT373CMTCX | Micropower, Low-Voltage, UCSP/SC70, Rail-to-Rail I/O Comparators |
| 74ABT373CSCX | Micropower, Low-Voltage, UCSP/SC70, Rail-to-Rail I/O Comparators |
| 74ABT543 | Synchronous 4-Bit Binary Counter 16-PDIP 0 to 70 |
| 74ABT543CMSA | Synchronous 4-Bit Binary Counter 16-SOIC 0 to 70 |
| 74ABT543CMTC | Synchronous 4-Bit Binary Counter 16-SSOP 0 to 70 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74ABT373CSJ_Q | 功能描述:閉鎖 Octal Trans Latch RoHS:否 制造商:Micrel 電路數(shù)量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數(shù)量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時(shí)間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel |
| 74ABT373CSJC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit D-Type Latch |
| 74ABT373CSJCQB | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Octal Transparent Latch with TRI-STATE Outputs |
| 74ABT373CSJCX | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Octal Transparent Latch with TRI-STATE Outputs |
| 74ABT373CSJMQB | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Octal Transparent Latch with TRI-STATE Outputs |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。