73S1210F will go into the “OFF” state (when VBUS
參數(shù)資料
型號(hào): 73S1210F-68IMR/F/P
廠商: Maxim Integrated Products
文件頁(yè)數(shù): 47/126頁(yè)
文件大?。?/td> 0K
描述: IC SMART CARD READER PROG 68-QFN
產(chǎn)品培訓(xùn)模塊: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝: 2,500
系列: 73S12xx
核心處理器: 80515
芯體尺寸: 8-位
速度: 24MHz
連通性: I²C,智能卡,UART/USART
外圍設(shè)備: LED,POR,WDT
輸入/輸出數(shù): 8
程序存儲(chǔ)器容量: 32KB(32K x 8)
程序存儲(chǔ)器類型: 閃存
RAM 容量: 2K x 8
電壓 - 電源 (Vcc/Vdd): 2.7 V ~ 6.5 V
振蕩器型: 內(nèi)部
工作溫度: -40°C ~ 85°C
封裝/外殼: 68-VFQFN 裸露焊盤
包裝: 帶卷 (TR)
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)當(dāng)前第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)
DS_1210F_001
73S1210F Data Sheet
Rev. 1.4
27
73S1210F will go into the “OFF” state (when VBUS is not present). If the ON/OFF switch function is not
desired and the application does not need to shut down power on VDD, the ON_OFF input can be
permanently grounded which will automatically turn on VDD when power is supplied on any of the VPC,
VBAT or VBUS power supply inputs.
If power is applied to both VBAT and VBUS, the circuit will automatically consume power from only the VBUS
source. The 73S1210F will be unconditionally “ON” when VBUS is applied. If the VBUS source is removed,
the 73S1210F will switchover to the VBAT input supply and remain in the “ON” state. The firmware
should assert SCPWRDN based on no activity or VBUS removal to reduce battery power consumption.
When operating from VBUS, and not calling for VCC, the step-up converter becomes a simple switch
connecting VBUS to VP in order to save power.
Note: When the ON_OFF switch function is not needed, i.e. when the 73S1210F must be in an always-ON
state when using another supply than VBUS (VPC or VBAT), some external discrete components are needed.
1.7.4
Power Control Modes
The 73S1210F contains circuitry to disable portions of the device and place it into a lower power standby
mode or power down the 73S1210F into its “OFF” mode. The standby mode will stop the core, clock
subsystem and the peripherals connected to it. This is accomplished by either shutting off the power or
disabling the clock going to the block. The Miscellaneous Control registers MISCtl0, MISCtl1 and the
Master Clock Control register (MCLKCtl) provide control over the power modes. The PWRDN bit in
MISCtl0 will setup the 73S1210F for standby or “OFF” modes. Depending on the state of the ON/OFF
circuitry and power applied to the VBUS input, the 73S1210F will go into either standby mode or power
“OFF” mode. If system power is provided by, VBUS or the ON/OFF circuitry is in the “ON” state, the MPU
core will placed into standby mode. If the VBUS input is not sourcing power and the ON/OFF circuitry is
in the “OFF” state, setting the PWRDN bit will shut down the converter and VP will turn off. The power
down mode should only be initiated by setting the PWRDN bit in the MISCtl0 register and not by
manipulating individual control bits in various registers. Figure 6 shows how the PWRDN bit controls the
various functions that comprise power down state.
VDDFAULT
Analog functions
(VCO, PLL,
reference and bias
circuits, etc.)
ANALOG
COMPARE
High Speed OSC
MISCtl0 - PWRDN
VDDFCtl - VDDFEN
ACOMP - CMPEN
MCLCKCtl - HOSEN
Smart Card Power
SCVCCCtl - SCPRDN
+
These are the registers and
the names of the control bits.
These are the block
references.
PWRDN Signal
Note: the PWRDN Signal is not the direct version of the PWRDN Bit. There are delays from assertion of the PWRDN
bit to the assertion of the PWRDN Signal (32 MPU clocks). Refer to the Power Down sequence diagram.
Flash Read Pulse
one-shot circuit
MISCtl1 - FRPEN
+
Figure 6: Power Down Control
相關(guān)PDF資料
PDF描述
73S1215F-68IMR/F/P IC SMART CARD READER PROG 68-QFN
73S1217F-68IMR/F/P IC SMART CARD READER PROG 68-QFN
73S1217F-68MR/F/PE IC SOC SMART CARD READER 68QFN
73S8010C-ILR/F IC SMART CARD INTERFACE 28-SOIC
73S8010R-ILR/F IC SMART CARD INTERFACE 28-SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
73S1210F-68M/F/PB 制造商:Maxim Integrated Products 功能描述:- Trays
73S1210F-68M/F/PG 功能描述:8位微控制器 -MCU RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
73S1210F-68M/F/PH 功能描述:8位微控制器 -MCU RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
73S1210F-68M/F/PJ 制造商:Maxim Integrated Products 功能描述:SCR+PPAD/SRL INTFC/PWR MGT-3.11CODE - Rail/Tube
73S1210F-68MR/F/PG 功能描述:8位微控制器 -MCU RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT