
Rev. 2.0, 03/02, page 291 of 298
Item
Page
Revisions (See Manual for Details)
Rev.
7.4.1 Program/Program-
Verify
Figure 7.3
Program/Program-Verify
Flowchart
84
START
Note:
*
The RTS instruction must not be used during the following 1. and 2. periods.
1. A period between 128-byte data programming to flash memory and the P bit clearing
2. A period between dummy writing of H'FF to a verify address and verify data reading
Set SWE bit in FLMCR1
Write pulse application subroutine
Wait 1
μ
s
Apply Write Pulse
*
End Sub
Set PSU bit in FLMCR1
WDT enable
Disable WDT
Wait 50
μ
s
Set P bit in FLMCR1
Wait (Wait time=programming time)
Clear P bit in FLMCR1
Wait 5
μ
s
Clear PSU bit in FLMCR1
Wait 5
μ
s
n= 1
m= 0
Wait 4
μ
s
Wait 2
μ
s
Apply
Write pulse
Set PV bit in FLMCR1
Set blverify address
H'FF dummy write to verify address
Read verify data
n
←
n + 1
Write 128-byte data in RAM reprogram
data area consecutively to flash memory
Store 128-byte program data in program
data area and reprogram data area
*
2.0
7.4.3
Interrupt Handling when
Programming/Erasing
Flash Memory
Figure 7.4 Erase/Erase-
Verify Flowchart
87
Read verify data
Set block start address as verify address
H'FF dummy write to verify address
Wait 20
μ
s
Wait 2
μ
s
EV bit
←
1
Note:
*
The RTS instruction must not be used during a period between dummy writing of H'FF to a verify address and verify data reading.
n
←
n + 1
*
2.0
Bit
Bi Name
Initial R/W
Description
7
6
5
Reserved
9.5.1 Port Control Register
8 (PCR8)
106
2.0
10.3.2 Time Constant
Registers A and B
(TCORA, TCORB)
113
Initial value added.
TCORA and TCORB are initialized to H'FF.
2.0