參數(shù)資料
型號(hào): 5962-9472501MCX
廠商: FAIRCHILD SEMICONDUCTOR CORP
元件分類: 運(yùn)算放大器
英文描述: DUAL OP-AMP, 6000 uV OFFSET-MAX, 92 MHz BAND WIDTH, CDIP14
封裝: DIP-14
文件頁數(shù): 2/27頁
文件大?。?/td> 685K
代理商: 5962-9472501MCX
Application Division (Continued)
The disable feature of the CLC431 is such that DIS and DIS
have common-mode input voltage ranges of (+V
CC)to
(V
CC+3V) and are so guaranteed over the commercial
temperature range. Internal clamps (not shown) protect the
DIS input from excessive input voltages that could otherwise
cause damage to the device. This condition occurs when
enough source current flows into the node so as to allow DIS
to rise to V
CC. This clamp is activated once DIS exceeds DIS
by 1.5Volts and guarantees that V
DIS(ground referenced)
does not exceed 4.7Volts.
Figure 2 illustrates the differential mode of the CLC431’s
disable feature for ECL-type logic. In order for this mode to
operate properly, V
RTTL must be left floating while DIS and
DIS are to be connected directly to the ECL gate as illus-
trated. Applying a differential logic “high” (DIS - DIS
0.4Volts) switches the tail current of the differential pair from
Q2 to Q1 and results in the disabling of that CLC431 chan-
nel. Alternatively, applying a differential logic “l(fā)ow” (DIS - DIS
≤ 0.4Volts) switches the tail current of the differential pair
from Q1 to Q2 and results in the enabling of that same
channel. The internal clamp, mentioned above, also protects
against excessive differential voltages up to 30 Volts while
limiting input currents to <3mA.
DC Performance
A current-feedback amplifier’s input stage does not have
equal nor correlated bias currents, therefore they cannot be
cancelled and each contributes to the total DC offset voltage
at the output by the following equation:
VI
R
V
R
IR
offset
bn
s
f
g
io
f
g
bi
f
+
++
+
11
(1)
The input resistor R
s is that resistance seen when looking
from the non-inverting input back towards the source. For
inverting DC-offset calculations, the source resistance seen
VRTTL
+VCC
DIS
Vnon-inv
Vinv
Vout
CLC431
100k
100k
Q1
Q2
TTL
CMOS
+
-
DS012712-27
FIGURE 1.
VRTTL
+VCC
DIS
Vnon-inv
Vinv
Vout
CLC431
100k
100k
Q1
Q2
TTL
CMOS
+
-
DS012712-27
FIGURE 2.
CLC431/432
www.national.com
10
相關(guān)PDF資料
PDF描述
5962-9472501M2X DUAL OP-AMP, 6000 uV OFFSET-MAX, 92 MHz BAND WIDTH, CQCC20
5962-9550301QPX DUAL OP-AMP, 2500 uV OFFSET-MAX, 9 MHz BAND WIDTH, CDIP8
5962-9550402Q2A QUAD OP-AMP, 3000 uV OFFSET-MAX, 0.67 MHz BAND WIDTH, CQCC20
5962-9550402QCA QUAD OP-AMP, 3000 uV OFFSET-MAX, 0.67 MHz BAND WIDTH, CDIP14
5962-9550402QDA QUAD OP-AMP, 3000 uV OFFSET-MAX, 0.67 MHz BAND WIDTH, CDFP14
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
59629472502MPA 制造商:COM LIN 功能描述:*
5962-9472502MPA 制造商:National Semiconductor Corporation 功能描述:OP Amp Dual Current Fdbk
5962-9472601Q2A 制造商:Rochester Electronics LLC 功能描述:- Bulk
5962-9474301MXA 功能描述:模數(shù)轉(zhuǎn)換器 - ADC IC 16-BIT SAMPLING RoHS:否 制造商:Analog Devices 通道數(shù)量: 結(jié)構(gòu): 轉(zhuǎn)換速率: 分辨率: 輸入類型: 信噪比: 接口類型: 工作電源電壓: 最大工作溫度: 安裝風(fēng)格: 封裝 / 箱體:
5962-9474601QEA 制造商:Texas Instruments 功能描述:UC1717J883B - Rail/Tube